530CC83M3333DGR datasheet, PDF

Datasheet> All Categories > Passive components> 530CC83M3333DGR

530CC83M3333DGR: DescriptionStandard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS); CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

530CC83M3333DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530CC83M3333DGR	-	-	View	Buy Now

530CC83M3333DGR Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

530CC83M3333DGR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
Frequency	83.3333 MHz
Frequency Stability	20 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	CMOS
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Box
Current Rating	81 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %
Mounting Style	SMD/SMT

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Z T O

1 . 4 GH

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

AC input anti-interference circuit diagram

STK055 audio IC circuit diagram

Pulsating constant current charging circuit diagram

Broadband infrared sound transmission system

6OXT(1.0) computer motherboard circuit diagram_17

Compact phone splitter

The top ten applications of network video surveillance revealed: The top ten applications of network video surveillance revealed IP surveillance solutions have changed some long-standing misconceptions about network video surveillance. What is IP surveillance? IP i...; 呱呱 Industrial Control Electronics

Wuhan University of Technology-2009 preliminary competition questions - pretty good!: [i=s]This post was last edited by paulhyde on 2014-9-15 08:58[/i] Saw it on nuedc! Not bad, treat it as a match prediction question!...; sumsungth Electronics Design Contest

Compare the exam questions of a European university, domestic engineers, please come in!: Note: After reading the test questions of a domestic electronic engineer, I feel that the domestic emphasis is on practice. I don't know whether they know the reason and the reason. Therefore, I am po...; zhuxl Analog electronics

[Learn Power from TI] Series----TPS64203 makes low-cost, non-isolated AC/DC step-down converter without transformer: Offline devices such as smart meters or power monitors require a sub-10W non-isolated DC power supply. The only practical way to provide a low power DC rail is to use a very inefficient, unregulated r...; qwqwqw2088 Analogue and Mixed Signal

Tips: Pulse IV testing is tricky: Previously, I talked with you about the pulse IV test. Today, I summarized a few points for you to pay attention to when performing the pulse IV test: (Keep it well and enjoy it for a lifetime!)1.Conf...; Jack_ma Test/Measurement

Quartus Warning Chinese Description: Error: Quartus II AnalysisSynthesis was unsuccessful. 1 error, 0 warningsError: Quartus II AnalysisSynthesis was unsuccessful. 1 error, 0 warningsError: Top-level design entity "ctrl" is undefinedThe ...; eeleader-mcu FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components