EEWORLDEEWORLDEEWORLD

Part Number

Search

531WC783M000DG

Description
CMOS/TTL Output Clock Oscillator, 783MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531WC783M000DG Overview

CMOS/TTL Output Clock Oscillator, 783MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WC783M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency783 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Why does the date and time show question marks based on 51_18b20_ds1302_1602? Can you help me?
Why do the date and time show question marks in my 51_18b20_ds1302_1602? Can you help me? [[i] This post was last edited by zzljsw on 2013-5-15 16:35 [/i]]...
zzljsw 51mcu
Prize-winning quiz | Bringing life to buildings ADI Building Smoke Detection Technology
Smart building technology is evolving to transform static buildings into dynamic, efficient entities. This evolution requires the use of multiple technologies to monitor more conditions in buildings. ...
EEWORLD社区 Industrial Control Electronics
In a bus communication system, how to automatically assign addresses to slaves.
In a bus communication system, how to automatically assign addresses to slaves.At present, the address setting of the slave is done by hardware: DIP switch. Is there a simple method to automatically a...
pcf2000 Domestic Chip Exchange
Ask!! The principle of the leakage detection instrument based on NEC microcontroller
Ask for the principle diagram of the leakage detection instrument based on NEC single chip microcomputer [table=98%,rgb(238, 238, 238)] [tr][td] Ask for the principle diagram of the leakage detection ...
clcdlg stm32/stm8
Help: The data does not match when ulinux is last burned. What is the reason?
When I was making u linux system on STM32 board, the data always mismatched when burning . I used Flash loader Demo to burn kernel_boot_loader.hex to the board, then opened keil uvision debug DFU proj...
jhzh951753 ARM Technology
~~~~If You Are the One~~~~When executing a program, what happens from a hardware perspective?
I posted a thread before, and hpsmouse gave me part of the answer... I would like to express my gratitude here... [code] When displayed on the screen, it is the potential state of the units correspond...
helly Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2836  2913  392  1056  451  58  59  8  22  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号