EEWORLDEEWORLDEEWORLD

Part Number

Search

PLL502-26SC-R

Description
High Pull-Range VCXO (27MHz) with integrated Audio PLL
File Size199KB,5 Pages
ManufacturerPLL (PhaseLink Corporation)
Download Datasheet Compare View All

PLL502-26SC-R Overview

High Pull-Range VCXO (27MHz) with integrated Audio PLL

PLL502-26
High Pull-Range VCXO (27MHz) with integrated Audio PLL
FEATURES
Low phase noise 27MHz VCXO (-135 dBc at
10kHz offset).
Integrated variable capacitors.
Wide pull range (+/- 250 ppm).
Low jitter (RMS): 10ps period.
Integrated audio Phase Locked Loop.
Audio clock output (ideal for 8.192MHz,
11.2896MHz, 12.288MHz).
27MHz crystal input.
Audio Reference clock input.
3.3V operation.
Available in 16-Pin SOIC.
PIN CONFIGURATION
1
6
1
5
1
4
1
3
1
2
1
1
1
0
9
N/C*
VDD_PLL
VDD_VCXO
XIN
XOUT
VCON
GND_VCXO
GND_PLL
1
2
N/C*
GND_27MHz
OUT_27MHz
VDD_27MHz
VDD_Audio
OUT_Audio
GND_Audio
REF_Audio
PLL502-26
3
4
5
6
7
8
DESCRIPTION
The PLL502-26 is a low cost, high pull-range and
low phase noise VCXO, providing less than -135dBc
at 10kHz offset at 27MHz. It also integrates an Audio
clock phase locked loop ideal for the 8.192MHz,
11.2896MHz and 12.288MHz audio outputs, starting
from an audio reference clock. Its very high pull
range makes it ideal for Digital Video applications,
allowing users to save board space and cost.
Note: *
Pins reserved for future DAC integration
OUTPUT RANGE
OUTPUT
VCXO
Audio
FREQUENCY RANGE
27MHz
8.192MHz – 12.288MHz
OUTPUT
TYPE
CMOS
CMOS
BLOCK DIAGRAM
VCON
XIN
XOUT
VARICAP
XTAL
OSC
OUT_27MHz
REF_Audio
10X
PLL
OUT_Audio
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 09/17/04 Page 1

PLL502-26SC-R Related Products

PLL502-26SC-R P502-26SC PLL502-26 PLL502-26SC
Description High Pull-Range VCXO (27MHz) with integrated Audio PLL High Pull-Range VCXO (27MHz) with integrated Audio PLL High Pull-Range VCXO (27MHz) with integrated Audio PLL High Pull-Range VCXO (27MHz) with integrated Audio PLL
EV2400 WIN7 64 BQ20Z45
Win7 64-bit, installed Bq20Z45R1, connected EV2400, the hardware properties show USB input device, can be updated to V0.28 through update. But the software reports an error, can not connect the batter...
qwqwqw2088 Analogue and Mixed Signal
Driver project for serial port chip 16550 using 2416 (2450) under wince-----Help!
Dear friends: I have the following project: Serial port driver based on S3C2416, serial port chip 16550, now there is MDD+PDD (middle layer) but lacks the lowest layer initialization code for 16550. D...
tt181003 Embedded System
Digital clock display based on FPGA
Using Verilog HDL language, I can display a needle-type digital clock on LCD through VGA, just like the clock in the date and time properties in the lower right corner of Windows. What I want to ask i...
goodbey155 FPGA/CPLD
Regarding the Hook ZwReadFile issue.
NTSTATUS NewNtReadFile( IN HANDLEFileHandle,IN HANDLEEventOPTIONAL,IN PIO_APC_ROUTINEApcRoutineOPTIONAL,IN PVOIDApcContextOPTIONAL,OUT PIO_STATUS_BLOCKIoStatusBlock,OUT PVOIDBuffer,IN ULONGLength,IN P...
sucuiqin Embedded System
Help
How to connect TST and RST of MSP430F6376 microcontroller? What are they used for?...
曹伟1993 MCU
Dynamic display of six digital tubes
ORG 0000H LJMP 0100H ORG 0100H MAIN:MOV DPTR,#0FE00H MOV A,#03H MOVX @DPTR,A MOV R0,#00000001B MOV DPTR,#TAB MOV A,#0 MOV R2,A MOVC A,@A+DPTR MOV R1,A TZ1:MOV DPTR,#0FE02H MOV A,R0 MOVX @DPTR,A MOV DP...
若水三千2014 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2185  563  771  2387  2468  44  12  16  49  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号