EEWORLDEEWORLDEEWORLD

Part Number

Search

68025-270HLF

Description
Headers & Wire Housings
CategoryThe connector   
File Size96KB,8 Pages
ManufacturerFCI / Amphenol
Environmental Compliance
Download Datasheet Parametric View All

68025-270HLF Overview

Headers & Wire Housings

68025-270HLF Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerFCI / Amphenol
Product CategoryHeaders & Wire Housings
RoHSDetails
ProductHeaders
TypeUnshrouded
Number of Positions70 Position
Pitch2.54 mm
Number of Rows2 Row
Mounting Style-
Termination StyleThrough Hole
Mounting AngleRight Angle
Contact GenderPin (Male)
Contact PlatingTin
Mating Post Length5.84 mm
Termination Post Length4.95 mm
Current Rating3 A
Housing MaterialThermoplastic
Voltage Rating1.5 kV
Contact MaterialPhosphor Bronze
Flammability RatingUL 94 V-0
Housing Gender-
Insulation Resistance5000 MOhms
Maximum Operating Temperature+ 125 C
Minimum Operating Temperature- 65 C
Factory Pack Quantity100
NUMBER
TYPE
BUS-12-050
PRODUCT SPECIFICATION
TITLE
PAGE
REVISION
1 of 8
BERGSTIK® /BERGSTIK™ Headers
AUTHORIZED BY
DATE
L
07 JUL 16
M.Zhou
CLASSIFICATION
UNRESTRICTED
1.0
GENERAL
1.1
SCOPE
This specification covers the Bergstik® and Bergstrip™ Headers, designed for use in low-power
applications requiring a printed wiring -board mounted straight or right angle disconnect. The header
provides only the pin half of the interconnection, using any 0.025” square pin mateable receptacle to
complete the connection. This product is Lead Free and meets the requirement of the European
Union Directive of Restrictions for Hazardous Substances (Directive 2002/95/EC). The specification
is composed of the following sections:
Paragraph
1.0
1.1
1.2
2.0
3.0
3.1
3.2
3.3
3.4
3.5
3.6
3.7
4.0
4.1
4.2
4.3
4.4
Title
GENERAL
Scope
Type
APPLICABLE DOCUMENTS
REQUIREMENTS
Qualification
Material
Finish
Design and construction
Electrical Characteristics
Mechanical characteristics
Environmental Conditions
QUALITY ASSURANCE PROVISIONS
Equipment Calibration
Inspection Conditions
Qualification Inspection
Acceptance Inspection
1.2
Working parameter
current rating: 5A
voltage : 110V
operating temperature: -65 o to 105o C - Nylon
-65o to 130o C - PCT,PPS & LCP
This document is the property of and embodies CONFIDENTIAL and PROPRIETARY information of FCI. No part of the information shown on the
document may be used in any way or disclosed to others without the written consent of FCI. Copyright FCI.
Form E-3005
Rev F
PDS: Rev :L
GS-01-001
STATUS:Released
Printed: Jul 21, 2016
Ask a question about the efficiency of double buffering in C# under Windows Mobile, and discuss the usage of bitblt
All the elements to be drawn are drawn in a bitmap in advance, and e.Graphics.drawImage(bitmap,0,0) is used in the onPiant() method, but the speed is very slow. Later, I checked the information and fo...
bds489550896 Embedded System
The process of WEBENCH design + 18V backlight boost power supply design
[i=s] This post was last edited by Changjianze1 on 2014-8-22 21:02 [/i] First log in to the website [url=http://www.ti.com.cn/lsds/ti_zh/analog/webench/overview.page]http://www.ti.com.cn/lsds/ti_zh/an...
常见泽1 Analogue and Mixed Signal
What do you most want to do in the embedded sector in 2010?
Let's discuss what you would like to do in the embedded space in 2010. Do you have any good suggestions? If your suggestions are adopted by everyone, I can give you a little reward!...
daicheng Embedded System
BBB lithium battery cape
[i=s]This post was last edited by wytalfred on 2014-4-17 17:52[/i] The power management chip on the BBB board is actually very powerful. It supports lithium battery charging management, but the BBB of...
wytalfred DSP and ARM Processors
DDS Design Procedure for AD9852
The DDS design program of AD9852 is to generate a rectangular wave with adjustable width and amplitude....
1039410361 Electronics Design Contest
[Core Line FPGA Learning] Core Line FPGA Learning Platform System Debugging
[i=s]This post was last edited by Xiao Meige on 2016-4-14 10:01[/i] [size=4]After hard soldering, the Core Route FPGA development board was finally soldered. Here, there are many supporting modules fo...
小梅哥 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1102  896  649  1302  938  23  19  14  27  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号