EEWORLDEEWORLDEEWORLD

Part Number

Search

552HJ000604DG

Description
VCXO Oscillators VCXO; Diff/SE; Dual Freq; 10-1417 MHz
CategoryPassive components   
File Size341KB,15 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

552HJ000604DG Online Shopping

Suppliers Part Number Price MOQ In stock  
552HJ000604DG - - View Buy Now

552HJ000604DG Overview

VCXO Oscillators VCXO; Diff/SE; Dual Freq; 10-1417 MHz

552HJ000604DG Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryVCXO Oscillators
Frequency10 MHz to 945 MHz
Frequency Stability20 PPM
Load Capacitance15 pF
Operating Supply Voltage2.5 V
Supply Voltage - Min2.25 V
Supply Voltage - Max2.75 V
Output FormatCML
Termination StyleSMD/SMT
Package / Case5 mm x 7 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Height1.65 mm
Width5 mm
PackagingTray
Current Rating108 mA
Duty Cycle - Max55 %
Mounting StyleSMD/SMT
Si 5 5 2
R
EVISION
D
D
U A L
F
REQUENCY
V
OLTAGE
- C
ON TROLLED
C
R Y S TA L
O
SCILLATOR
( V C X O ) 1 0 MH
Z TO
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 10.
Description
The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low-jitter clocks in noisy environments typically found in communication
systems. The Si552 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Pin Assignments:
See page 9.
(Top View)
V
C
1
6
V
DD
FS
2
5
CLK–
GND
3
4
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
ADC
V
C
FS
GND
Rev. 1.1 4/13
Copyright © 2013 by Silicon Laboratories
Si552
0
...
ababab Embedded System
September 27th TI Award Live Broadcast | Outlook for DLP Technology in AR HUD and In-Vehicle Display Applications
This live broadcast will introduce the application of DLP technology in the in-car display system of automobiles. Including popular applications such as AR HUD, as well as the discussion and introduct...
EEWORLD社区 TI Technology Forum
What does itron task suspension mean?
How does the task in itron get suspended? Is it from run->suspend ready->suspend? Can someone explain this?...
tmrobin630 Embedded System
IR's AUIrS4426S is used in hybrid vehicles. Interested friends can take a look
International Rectifier has introduced the AUIRS4426S dual channel low-side driver IC for use in automotive applications including hybrid power train drives, direct fuel injection and DC-DC converter ...
安_然 Analog electronics
What is originality? Let me be a little narcissistic: share a few words that touched me
This is the reply I just gave to a buddy in the analog section. I was moved by it:...
soso Talking
【Signal Processing】:Design of real-time signal processing system based on DSP and FPGA
Design of real-time signal processing system based on DSP and FPGA [[i] This post was last edited by liuceone on 2011-12-8 15:10 [/i]]...
liuceone FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1190  273  2856  869  1658  24  6  58  18  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号