EEWORLDEEWORLDEEWORLD

Part Number

Search

554AH000274DG

Description
VCXO Oscillators VCXO; Diff/SE; Quad Freq; 10-1417 MHz
CategoryPassive components   
File Size345KB,15 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

554AH000274DG Online Shopping

Suppliers Part Number Price MOQ In stock  
554AH000274DG - - View Buy Now

554AH000274DG Overview

VCXO Oscillators VCXO; Diff/SE; Quad Freq; 10-1417 MHz

554AH000274DG Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryVCXO Oscillators
PackagingTray
Si554
R
EVISION
D
Q
UAD
F
R E Q U E N C Y
V
O L TAG E
- C
O N T R O L L E D
C
RYSTAL
O
SCILLATOR
( V C X O ) 1 0 MH
Z TO
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical modules
Clock and data recovery
See page 10.
Description
The Si554 quad-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory-programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Pin Assignments:
See page 9.
(Top View)
FS[1]
7
V
C
1
6
V
DD
OE
2
5
CLK–
GND
3
8
FS[0]
4
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
FS1
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
FS0
ADC
V
c
OE
GND
Rev. 1.1 4/13
Copyright © 2013 by Silicon Laboratories
Si554
I would like to ask you experts, how to eliminate the error caused by the encoder's forward and reverse rotation
As the title says, I am using Omron e6b2-cwz1x. When the encoder is rotating forward and reverse, the AB phase will lag and advance. I use rising edge capture, which results in inaccurate output after...
GoldenSong Sensor
Lithium battery protection board working status
[i=s]This post was last edited by qwqwqw2088 on 2015-9-18 15:17[/i] [align=left][color=rgb(51, 51, 51)][backcolor=rgb(255, 255, 255)][size=18px]The reason why lithium batteries (rechargeable) need pro...
qwqwqw2088 Analogue and Mixed Signal
Share the SPI communication program of TI10-MSP430
The SPI bus system is a synchronous serial peripheral interface; it is a high-speed, full-duplex, synchronous communication bus and only occupies four wires on the chip pins, saving the chip pins and ...
37°男人 Microcontroller MCU
ADI Prize Download Activity 25: ADI Automotive Sensor and Sensor Interface Solutions
[size=3][b][Event Date][/b]: From now on to July 31[/size] [size=3][b][Event Details][/b]: [/size][url=https://www.eeworld.com.cn/huodong/ADI-25/index.php][size=3][b]https://www.eeworld.com.cn/huodong...
EEWORLD社区 Robotics Development
Wrong use of division in VHDL. Please help
Problem with vhdl language. Receive a string of data through the FPGA serial port, then divide this string of data by 256 and take the remainder. Then divide this remainder by 64. Why does an error oc...
jinghong21 FPGA/CPLD
A collection of common module designs in FPGA/CPLD
[backcolor=white] [/backcolor][table=98%] [tr][td][backcolor=white][b]I. Design of Intelligent Fully Digital Phase-Locked Loop[/b] 1. Introduction Digital phase-locked loop has been widely used in dig...
星星之火红 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 640  805  1326  275  172  13  17  27  6  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号