EEWORLDEEWORLDEEWORLD

Part Number

Search

545CAB49M1520BAGR

Description
Standard Clock Oscillators Single Frequency XO
CategoryPassive components   
File Size814KB,16 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

545CAB49M1520BAGR Overview

Standard Clock Oscillators Single Frequency XO

545CAB49M1520BAGR Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
Frequency49.152 MHz
Frequency Stability50 PPM
Load Capacitance5 pF
Operating Supply Voltage1.8 V, 2.5 V, 3.3 V
Supply Voltage - Min1.71 V
Supply Voltage - Max3.465 V
Output FormatCMOS
Termination StyleSMD/SMT
Package / Case3.2 mm x 5 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length5 mm
Width3.2 mm
Height1.17 mm
Current Rating87 mA
TypeCrystal Oscillator
Duty Cycle - Max55 %
Ultra Series
Crystal Oscillator
Si545 Data Sheet
Ultra Low Jitter Any-Frequency XO (80 fs), 0.2 to 1500 MHz
KEY FEATURES
The Si545 Ultra Series
oscillator utilizes Silicon Laboratories’ advanced 4
th
genera-
tion DSPLL
®
technology to provide an ultra-low jitter, low phase noise clock at any
output frequency. The device is factory-programmed to any frequency from 0.2 to
1500 MHz with <1 ppb resolution and maintains exceptionally low jitter for both inte-
ger and fractional frequencies across its operating range. The Si545 offers excellent
reliability and frequency stability as well as guaranteed aging performance. On-chip
power supply filtering provides industry-leading power supply noise rejection, simplify-
ing the task of generating low jitter clocks in noisy systems that use switched-mode
power supplies. Offered in industry-standard 3.2x5 mm and 5x7 mm footprints, the
Si545 has a dramatically simplified supply chain that enables Silicon Labs to ship cus-
tom frequency samples 1-2 weeks after receipt of order. Unlike a traditional XO,
where a different crystal is required for each output frequency, the Si545 uses one
simple crystal and a DSPLL IC-based approach to provide the desired output frequen-
cy. This process also guarantees 100% electrical testing of every device. The Si545 is
factory-configurable for a wide variety of user specifications, including frequency, out-
put format, and OE pin location/polarity. Specific configurations are factory-program-
med at time of shipment, eliminating the long lead times associated with custom oscil-
lators.
Pin Assignments
• Available with any frequency from 0.2
MHz to 1500 MHz
• Ultra low jitter: 80 fs Typ RMS
(12 kHz – 20 MHz)
• Excellent PSRR and supply noise
immunity: –80 dBc Typ
• 10 ppm stability option (–40 to 85 °C)
• 3.3 V, 2.5 V and 1.8 V V
DD
supply
operation from the same part number
• LVPECL, LVDS, CML, HCSL, CMOS,
and Dual CMOS output options
• 3.2×5, 5x7 mm package footprints
• Samples available with 1-2 week lead
times
APPLICATIONS
• 100G/200G/400G OTN, coherent optics
• 10G/40G/100G optical ethernet
• 3G-SDI/12G-SDI/24G-SDI broadcast
video
• Datacenter
• Test and measurement
• Clock and data recovery
• FPGA/ASIC clocking
OE/NC
1
2
3
(Top View)
6
5
4
VDD
CLK-
CLK+
NC/OE
GND
Pin #
1, 2
3
4
5
6
Descriptions
Selectable via ordering option
OE = Output enable; NC = No connect
GND = Ground
CLK+ = Clock output
NVM
Fixed
Frequency
Crystal
Frequency
Flexible
DSPLL
DCO
Low
Noise
Driver
OSC
Digital
Phase
Detector
Phase Error
Cancellation
Phase Error
Fractional
Divider
Digital
Loop
Filter
Flexible
Formats,
1.8V – 3.3V
Operation
CLK- = Complementary clock output. Not used for CMOS.
VDD = Power supply
Control
Power Supply Regulation
Output Enable
(Pin Control)
Built-in Power Supply
Noise Rejection
silabs.com
| Building a more connected world.
Rev. 0.75
Design of frequency meter based on AT89C2051
Please help me....
peglet 51mcu
EEWORLD-C2000(178328661)
C2000 group, everyone is welcome to join. Share your story with C2000 Piccolo LaunchPad....
安_然 Microcontroller MCU
About keil51 programming
I am doing a graduation project, using the principle of the photoelectric rotary encoder in the mouse to make a counter. It is required to count when the mouse slides forward, and not count when it sl...
imlai 51mcu
【AT-START-F425 Review】USB to CAN Part 4: Complete the Transceiver Test
【AT-START-F425 Review】USB to CAN preview post https://bbs.eeworld.com.cn/thread-1199896-1-1.html 【AT-START-F425 Review】USB to CAN Part 2https://bbs.eeworld.com.cn/thread-1199901-1-1.html 【AT-START-F42...
lugl4313820 Domestic Chip Exchange
There is an error when programming the logic function I need with CPLD. Can you please solve it?
The logical function implemented by this module is: when N3=1, if: IN25=1 (first appearance) then: I9=0, I7=1; if: IN25=1 (second appearance) then: I9=1, I7=0; if: IN25=1 (third appearance) [backcolor...
麟凤龟龙 FPGA/CPLD
Three basic forms of digital modulation
[size=4]Digital modulation technology[/size] [size=4]Digital modulation refers to the modulation of analog signals with digital data. There are three main forms: amplitude shift keying (ASK), frequenc...
Jacktang Wireless Connectivity

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 660  1313  513  777  2106  14  27  11  16  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号