BUS-8559-580Q datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > BUS-8559-580Q

Preview

BUS-8559-580Q: DescriptionVARIABLE OUTPUT MIL-STD-1553 TRANSCEIVER; File Size56KB，4 Pages; ManufacturerETC

Download Datasheet View All

BUS-8559-580Q Overview

VARIABLE OUTPUT MIL-STD-1553 TRANSCEIVER

Preview

Download Datasheet

View All

BUS-8559

VARIABLE OUTPUT

MIL-STD-1553 TRANSCEIVER

FEATURES

coupled to the data bus with the spec-

ified transformer*, and isolated (on the

data side) with two 55

Ω

fault isolation

resistors, and loaded with two 70

Ω

terminations

(plus

additional

receivers), the data bus signal pro-

duced is a nominal 0 to 7.5 V pk-pk

when measured at the output side of

the 55

Ω

resistors.

When both DATA and DATA, inputs

are held low or high, the transmitter

presents a high impedance to the

line. An external inhibit input is also

provided, which allows the the trans-

mitter output to be removed from the

line.. When a logic “1” is applied to the

TX INHIBIT input, the transmitter is

disabled, and the data inputs are

ignored.

DESCRIPTION

Designed specifically for use in auto-

matic test equipment where a variable

transmitter output level is required,

the DDC Model BUS-8559 transceiv-

er is a complete transmitter and

receiver conforming to MIL standards

1553A and 1553B.

The receiver section accepts phase-

modulated bipolar data at the input

and produces a bi-phase TTL signal

at the output, see FIGURE 1.

Outputs, DATA and DATA, are posi-

tive and negative excursions of the

input beyond an internally fixed

threshold. The positive and negative

thresholds are internally set at the

factory for a nominal 1 V pk-pk signal,

when measured at point “A” in FIG-

URE 2. An external strobe input is

provided which allows the the receiv-

er to be removed from the line. A logic

“0” applied to RECEIVER STROBE

will disable the receiver output.

The BUS-8559 transmitter section

accepts bi-phase TTL data at the

input and produces a nominal 0 to 27

V pk-pk differential output across a

145

Ω

load. When the transmitter is

•

Variable Transmitter Output

•

Transmitter/Receiver in a Single

24-Pin DDIP Hybrid

•

Very Low Power Dissipation

•

Improved Receiver Filtering

Enhances System Bit Error Rate

•

Meets MIL-STD-1553A and 1553B

•

Power Supplies:

±15 V or

+15 V and -12 V

APPLICATION

The BUS-8559 is suitable for any

MIL-STD-1553 application which

requires a transceiver. The BUS-8559

comes in a hermetic, 24-pin DDIP

package which measures 1.4 x 0.8 x 0.2

inches.

-15

+15

VAR VCC

(O to +15 V)

BUS-8559

TRANSCEIVER

COMPARATOR

RECEIVER

STROBE

RX DATA

LIMITER

FILTER

RX DATA

COMPARATOR

SHAPING

NETWORK

DRIVER

DATA

SHAPING

NETWORK

TX DATA

TX INHIBIT

TX DATA

BUS-25679

TRANSFORMER

DATA

DRIVER

BUS-8559 BLOCK DIAGRAM

1999 Data Device Corporation

Recommended Resources

Crabo oscillator circuit

One of the relay circuits with single button control on and off

Application circuit of TDA2030 - single power supply operation

VMOS tube high-quality power amplifier circuit

Adjustable voltage regulator (0 to 10V, 3A)

Precision Audio Limiter

Electronic Professional English Terminology: Achitecture: A common logic structure of a family of programmable integrated circuits. ASIC: An integrated circuit product suitable for a single purpose. ATE: Equipment that can automatically test ass...; open82977352 Analog electronics

Circuits (Classic American Study Guide Series): [b]Introduction[/b]: [b]Contents:[/b] This book focuses on the basic laws and theorems of circuits, as well as the principles and problem-solving techniques of circuits. The original content of previo...; tiankai001 MCU

It seems that the timer interrupt can only be entered once.: I wonder if anyone has worked with timers and counters. It's like the one below. When I used an LED light to test it, I couldn't get into the program after count++. It seemed that only one interrupt w...; cuanli007 Microcontroller MCU

Can internal tri-state be implemented in Xilinx FPGA?: [b]Question: [/b] Can internal tri-state be realized in Xilinx FPGA? [b]Answer 1: [/b] Virtex2 or Virtex2Pro has internal BUFT resources that can be used to realize internal tri-state, but Spartan3 do...; 西点 FPGA/CPLD

Please identify it, thank you!: I have an LCD, which is used in Samsung 2400 mobile phone. It has the following information:　　　L4-119　　　VDS　　VG-T110651　　　　94V-0　　UF B-0VG-T110651-6WFEGA018025823.I would like to ask you to help me id...; lifuguo Microcontroller MCU

[GD32F350 Urban Youth Home Security Guard] Fourth Post: How to set the GD32F305 system clock to 108MHz: [i=s]This post was last edited by a media student on 2018-9-23 23:12[/i] [align=center][size=4][color=#9932cc][b]【GD32F350 Urban Youth Home Security Guardian】The fourth post is how to set the GD32F305...; 传媒学子 GD32 MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components