EEWORLDEEWORLDEEWORLD

Part Number

Search

545CAB48M0000BAGR

Description
Standard Clock Oscillators Single Frequency XO
CategoryPassive components   
File Size814KB,16 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

545CAB48M0000BAGR Overview

Standard Clock Oscillators Single Frequency XO

545CAB48M0000BAGR Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
Frequency48 MHz
Frequency Stability50 PPM
Load Capacitance5 pF
Operating Supply Voltage1.8 V, 2.5 V, 3.3 V
Supply Voltage - Min1.71 V
Supply Voltage - Max3.465 V
Output FormatCMOS
Termination StyleSMD/SMT
Package / Case3.2 mm x 5 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length5 mm
Width3.2 mm
Height1.17 mm
Current Rating87 mA
TypeCrystal Oscillator
Duty Cycle - Max55 %
Ultra Series
Crystal Oscillator
Si545 Data Sheet
Ultra Low Jitter Any-Frequency XO (80 fs), 0.2 to 1500 MHz
KEY FEATURES
The Si545 Ultra Series
oscillator utilizes Silicon Laboratories’ advanced 4
th
genera-
tion DSPLL
®
technology to provide an ultra-low jitter, low phase noise clock at any
output frequency. The device is factory-programmed to any frequency from 0.2 to
1500 MHz with <1 ppb resolution and maintains exceptionally low jitter for both inte-
ger and fractional frequencies across its operating range. The Si545 offers excellent
reliability and frequency stability as well as guaranteed aging performance. On-chip
power supply filtering provides industry-leading power supply noise rejection, simplify-
ing the task of generating low jitter clocks in noisy systems that use switched-mode
power supplies. Offered in industry-standard 3.2x5 mm and 5x7 mm footprints, the
Si545 has a dramatically simplified supply chain that enables Silicon Labs to ship cus-
tom frequency samples 1-2 weeks after receipt of order. Unlike a traditional XO,
where a different crystal is required for each output frequency, the Si545 uses one
simple crystal and a DSPLL IC-based approach to provide the desired output frequen-
cy. This process also guarantees 100% electrical testing of every device. The Si545 is
factory-configurable for a wide variety of user specifications, including frequency, out-
put format, and OE pin location/polarity. Specific configurations are factory-program-
med at time of shipment, eliminating the long lead times associated with custom oscil-
lators.
Pin Assignments
• Available with any frequency from 0.2
MHz to 1500 MHz
• Ultra low jitter: 80 fs Typ RMS
(12 kHz – 20 MHz)
• Excellent PSRR and supply noise
immunity: –80 dBc Typ
• 10 ppm stability option (–40 to 85 °C)
• 3.3 V, 2.5 V and 1.8 V V
DD
supply
operation from the same part number
• LVPECL, LVDS, CML, HCSL, CMOS,
and Dual CMOS output options
• 3.2×5, 5x7 mm package footprints
• Samples available with 1-2 week lead
times
APPLICATIONS
• 100G/200G/400G OTN, coherent optics
• 10G/40G/100G optical ethernet
• 3G-SDI/12G-SDI/24G-SDI broadcast
video
• Datacenter
• Test and measurement
• Clock and data recovery
• FPGA/ASIC clocking
OE/NC
1
2
3
(Top View)
6
5
4
VDD
CLK-
CLK+
NC/OE
GND
Pin #
1, 2
3
4
5
6
Descriptions
Selectable via ordering option
OE = Output enable; NC = No connect
GND = Ground
CLK+ = Clock output
NVM
Fixed
Frequency
Crystal
Frequency
Flexible
DSPLL
DCO
Low
Noise
Driver
OSC
Digital
Phase
Detector
Phase Error
Cancellation
Phase Error
Fractional
Divider
Digital
Loop
Filter
Flexible
Formats,
1.8V – 3.3V
Operation
CLK- = Complementary clock output. Not used for CMOS.
VDD = Power supply
Control
Power Supply Regulation
Output Enable
(Pin Control)
Built-in Power Supply
Noise Rejection
silabs.com
| Building a more connected world.
Rev. 0.75
MSP430G2553 controls LED light flashing
#includemain( void ) { double i; // Stop watchdog timer to prevent time out reset WDTCTL = WDTPW + WDTHOLD; P1DIR |=BIT6+BIT0; //Set p1.6 and p1.0 as output terminals P1OUT |=BIT6+BIT0; //Set p1,6 and...
曲尽,莫分離 Microcontroller MCU
Information security direction, design software CPU
The software simulation of automata is used in encryption and decryption. The idea this time is to use it for authentication. At the same time, if encryption algorithms can be implemented with hardwar...
eeq619 Embedded System
LOTO Practice [Dry Goods] 4 Unexpected Interference of Infrared Sensors osc802
The last project I wrote was about the function of detecting falling objects.The waveform amplitude became smaller due to the change in the installation distance on site, so I had to use a voltage com...
LOTO2018 Analog electronics
【GD32-colibri-F350RX】+USART to realize serial data communication
In GD32F350, there are 2 USART serial ports, USART0 and USART1. USART0 has more powerful functions, while USART1 only implements part of the functions of USART0. Each serial port can implement hardwar...
anger0925 GD32 MCU
FPGA Design and Application Books
Free book downloads available...
eeleader FPGA/CPLD
Moderator: NVIC_SystemReset() does not reset the system
I am using STM32F103ZET6 and need to perform a system reset. However, after calling the function NVIC_SystemReset();, the CPU is not reset. What could be the reason?...
zhang67766 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1924  2604  1373  746  1502  39  53  28  16  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号