Product Specification
PE3501
Product Description
The PE3501 is a high-performance dynamic UltraCMOS
®
prescaler with a fixed divide ratio of 2. Its operating
frequency range is 400 MHz to 3.5 GHz. The PE3501
operates on a nominal 3V supply and draws only 12 mA. It
is packaged in a small 8-lead TSSOP and is ideal for
frequency scaling and microwave PLL synthesis solutions.
The PE3501 is manufactured on Peregrine’s UltraCMOS
process, a patented variation of silicon-on-insulator (SOI)
technology on a sapphire substrate, offering the
performance of GaAs with the economy and integration of
conventional CMOS.
®
3500 MHz Low Power UltraCMOS
®
Divide-by-2 Prescaler
Features
High-frequency operation:
400 MHz to 3500 MHz
Fixed divide ratio of 2
Low-power operation:
12 mA typical @ 3V
Small package: 8-lead TSSOP
Low cost
Figure 1. Functional Schematic Diagram
D
Q
DRIVER
CLK
DEC
PREAMP
QB
OFF-CHIP
BYPASS
Table 1. Electrical Specifications
(Z
S
= Z
L
= 50Ω )
V
DD
= 3.0V, -40°C
≤
T
A
≤
85°C, unless otherwise specified
Parameter
Supply voltage
Supply current
Input frequency (F
in
)
Input power (P
in
)
400 MHz
≤
F
in
≤
3000 MHz
3000 MHz < F
in
≤
3500 MHz
400 MHz
≤
F
in
≤
3000 MHz
3000 MHz < F
in
≤
3500 MHz
400
-10
0
-10
-15
Condition
Minimum
2.85
Typical
3.0
12
Maximum
3.15
15
3500
+10
+10
Unit
V
mA
MHz
dBm
dBm
dBm
dBm
Output power (P
out
)
Document No. DOC-36714-3
│
www.psemi.com
O
bs
o
OUTPUT BUFFER
F
in
le
F
out
te
Figure 2. Package Type
8-lead TSSOP
©2005-2013 Peregrine Semiconductor Corp. All rights reserved.
Page 1 of 8
Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
PE3501
Product Specification
Figure 3. Pin Configuration (Top View)
V
DD
F
IN
DEC
GND
1
2
8
7
Electrostatic Discharge (ESD) Precautions
When handling this UltraCMOS
®
device, observe
the same precautions that you would use with
other ESD-sensitive devices. Although this device
contains circuitry to protect it from damage due to
ESD, precautions should be taken to avoid
exceeding the rating specified in
Table 3.
Latch-Up Avoidance
Unlike conventional CMOS devices, UltraCMOS
®
devices are immune to latch-up.
GND
F
OUT
NC
GND
3501
3
4
6
5
Table 2. Pin Descriptions
Pin No.
1
2
3
Pin
Name
V
DD
F
in
DEC
Description
Power supply pin. Bypassing is required.
Input signal pin. DC blocking capacitor
required (15 pF typical)
Power supply decoupling pin. Place a
capacitor as close as possible and connect
directly to the ground plane.
Ground pin. Ground pattern on the board
should be as wide as possible to reduce
ground impedance.
Ground pin.
Device Functional Considerations
The PE3501 divides a 400 MHz to 3500 MHz
input signal by two, producing a 200 MHz to 1750
MHz output signal. To work properly, pin 3 must
be supplied with a bypass capacitor to ground. In
addition, the input and output signals (pins 2 & 7)
must be AC coupled via an external capacitor, as
shown in the test circuit in
Figure 4.
The ground pattern on the board should be made
as wide as possible to minimize ground
impedance. See
Figure 11
for a layout example.
4
5
6
7
8
GND
GND
NC
F
out
GND
No Connection. This pin should be left open.
Divided frequency output pin. DC blocking
capacitor required (47 pF typical)
Ground pin.
Table 3. Absolute Maximum Ratings
Symbol
V
DD
P
in
T
ST
T
OP
V
ESD
Parameter/Condition
Supply voltage
Input power
Storage temperature range
Operating temperature
range
ESD voltage (Human Body
Model)
-65
-40
Min
O
Exceeding absolute maximum ratings may cause
permanent damage. Operation should be
restricted to the limits in the Operating Ranges
table. Operation between operating range
maximum and absolute maximum for extended
periods may reduce reliability.
bs
o
Max
4.0
15
150
85
200
Unit
V
dBm
°C
°C
V
©2005-2013 Peregrine Semiconductor Corp. All rights reserved.
Page 2 of 8
Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
le
te
Document No. DOC-36714-3
│
UltraCMOS
®
RFIC Solutions
Analogue and Mixed Signal
京公网安备 11010802033920号
EEWORLD
