71V35781SA166BGI8 datasheet, PDF

Datasheet> All Categories > storage> 71V35781SA166BGI8

71V35781SA166BGI8: DescriptionCache SRAM, 256KX18, 3.5ns, CMOS, PBGA119, BGA-119; Categorystorage; File Size287KB，22 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

71V35781SA166BGI8 Overview

Cache SRAM, 256KX18, 3.5ns, CMOS, PBGA119, BGA-119

71V35781SA166BGI8 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
package instruction	BGA-119
Reach Compliance Code	not_compliant
Maximum access time	3.5 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	166 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B119
JESD-609 code	e0
memory density	4718592 bit
Memory IC Type	CACHE SRAM
memory width	18
Humidity sensitivity level	3
Number of functions	1
Number of terminals	119
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	256KX18
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA119,7X17,50
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Certification status	Not Qualified
Maximum standby current	0.035 A
Minimum standby current	3.14 V
Maximum slew rate	0.33 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	6
Base Number Matches	1

Preview

Download Datasheet

View All

128K x 36, 256K x 18

3.3V Synchronous SRAMs

3.3V I/O, Pipelined Outputs

Burst Counter, Single Cycle Deselect

IDT71V35761S

IDT71V35781S

IDT71V35761SA

IDT71V35781SA

Features

128K x 36, 256K x 18 memory configurations

Supports high system speed:

Commercial:

– 200MHz 3.1ns clock access time

Commercial and Industrial:

– 183MHz 3.3ns clock access time

– 166MHz 3.5ns clock access time

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

3.3V I/O

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array

Description

The IDT71V35761/781 are high-speed SRAMs organized as

128K x 36/256K x 18. The IDT71V35761/781 SRAMs contain write, data,

address and control registers. Internal logic allows the SRAM to generate

a self-timed write based upon a decision which can be left until the end of

the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V35761/81 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode

operation is selected (ADV=LOW), the subsequent three cycles of output

data will be available to the user on the next three rising clock edges. The

order of these three addresses are defined by the internal burst counter

and the

LBO

input pin.

The IDT71V35761/781 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and 165 fine pitch ball grid array.

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5301 tbl 01

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

NOTE:

and

are not applicable for the IDT71V35781.

JUNE 2003

DSC-5301/03

Recommended Resources

A gas stove igniter circuit

High current (4A) switching regulator integrated circuit L296 outputs 5.1 to 40V

Circuit of Multiple Groups of Colored Lights Chain with Flashing Cycles Part 7

Adaptive DC Regulator

Loop antenna preamplifier

Urination alarm circuit diagram

100pcs Sandisk 4g SD RMB15 card second wave: The first batch of 18 PCS has been sold out: [url]https://bbs.eeworld.com.cn/thread-419050-1-1.html[/url] I have contacted the courier to pick up the items at night. In total, I am working for the cou...; hhucwyd Buy&Sell

[Project source code] Mif wizard/mif (coe) file generator based on FPGA: In actual projects, we often use mif (or coe) files to initialize ROM, but it is cumbersome to write mif (or coe) files by ourselves, and sometimes we may not write them correctly. Here we provide a m...; 小梅哥 FPGA/CPLD

【Contribute to C2000】Classic DSP library: Classic DSP library...; 0212009623 Microcontroller MCU

Pulse circuit composed of photocoupler: The pulse circuit composed of photoelectric coupler The photoelectric coupler introduced here is a device composed of light-emitting diodes and photosensitive transistors. The light-emitting diode con...; feifei Analog electronics

[FPGA warning information] Attempting to compile a non-existent file: Can't analyze file -- file E://quartusii/*/*.v is missing Cause: Tried to compile a non-existent file. The file may have been renamed or deleted. Action: Ignore it. It will have no effect....; eeleader FPGA/CPLD

mega16 interrupt problem: In my program, there are timer 1 interrupt and SPI interrupt, and the global interrupt has been turned on. I only wrote the interrupt service routine for timer 1. An SPI interrupt occurred in this int...; sdxiao Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components