BD160GT64CI datasheet, PDF - EEWORLD Datasheet

BD160GT64CI: Description16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory; File Size1MB，79 Pages; ManufacturerAMD; Websitehttp://www.amd.com

Download Datasheet View All

BD160GT64CI Overview

16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory

Preview

Download Datasheet

View All

Am29BDD160G

Data Sheet

For new designs, S29CD016G supersedes Am29BDD160G and is the factory-recommended migration

path for this device. Please refer to the S29CD016G datasheet for specifications and ordering infor-

mation.

The following document contains information on Spansion memory products. Although the doc-ument

is marked with the name of the company that originally developed the specification, Spansion will

continue to offer these products to existing customers.

Continuity of Specifications

There is no change to this data sheet as a result of offering the device as a Spansion product. Any

changes that have been made are the result of normal data sheet improvement and are noted in the

document revision summary, where supported. Future routine revisions will occur when

appro-priate, and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

Spansion continues to support existing part numbers beginning with “Am” and “MBM”. To order these

products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Spansion memory solutions.

Publication Number

24960

Revision

Amendment

Issue Date

June 7, 2006

TABLE OF CONTENTS

Product

Selector

Guide

. . . . . . . . . . . . . . . . . . . . .

Block Diagram

. . . . . . . . . . . . . . . . . . . . . . . . . . . .

Block Diagram of

Simultaneous

Operation Circuit

. . . . . . . . . . . . .

Connection Diagram

. . . . . . . . . . . . . . . . . . . . . . . .

Special Package Handling Instructions .................................... 8

Pin Configuration

. . . . . . . . . . . . . . . . . . . . . . . . . .

Logic

Symbols . . . . . . . . . . . . . . . . . . . . . . . . . . .

x16 Mode .................................................................................. 9

x32 Mode .................................................................................. 9

Ordering Information

. . . . . . . . . . . . . . . . . . . . . .

Device Bus Operations

. . . . . . . . . . . . . . . . . . . . .

Table 1. Device Bus Operation .......................................................12

Dynamic Protection Bit (DYB) ............................................. 25

Table 11. Sector Protection Schemes ............................................ 26

VersatileI/O™ (V

) Control .................................................... 13

Requirements for Reading Array Data ................................... 13

Simultaneous Read/Write

Operations Overview and Restrictions ................................... 13

Overview ............................................................................. 13

Restrictions .......................................................................... 13

Table 2. Bank Assignment for Boot Bank

Sector Devices ................................................................................13

Persistent Sector Protection Mode Locking Bit ....................... 26

Password Protection Mode ..................................................... 26

Password and Password Mode Locking Bit ............................ 26

64-bit Password ................................................................... 27

Write Protect (WP#) ................................................................ 27

SecSi™ (Secured Silicon) Sector Protection .......................... 27

SecSi Sector Protection Bit ..................................................... 28

Persistent Protection Bit Lock ................................................. 28

Hardware Data Protection ...................................................... 28

Low V

Write Inhibit ........................................................... 28

Write Pulse “Glitch” Protection ............................................ 28

Logical Inhibit ....................................................................... 28

Power-Up Write Inhibit ......................................................... 28

and V

Power-up And Power-down Sequencing ......... 28

Table 12. Sector Addresses for Top Boot Sector Devices ............. 29

Table 13. Sector Addresses for Bottom Boot Sector Devices ........ 30

Table 14. CFI Query Identification String ....................................... 31

Table 15. CFI System Interface String ........................................... 31

Table 16. CFI Device Geometry Definition ..................................... 32

Table 17. CFI Primary Vendor-Specific Extended Query ............... 32

Simultaneous Read/Write Operations With Zero Latency ...... 13

Table 3. Top Boot Bank Select .......................................................14

Table 4. Bottom Boot Bank Select ..................................................14

Writing Commands/Command Sequences ............................ 14

Accelerated Program and Erase Operations ....................... 14

Autoselect Functions ........................................................... 14

Automatic Sleep Mode (ASM) ................................................ 14

RESET#: Hardware Reset Pin ............................................... 15

Output Disable Mode .............................................................. 15

Autoselect Mode ..................................................................... 15

Table 5. Am29BDD160 Autoselect Codes (High Voltage Method) .16

Command Definitions

. . . . . . . . . . . . . . . . . . . . . 34

Reading Array Data in Non-burst Mode .................................. 34

Reading Array Data in Burst Mode ......................................... 34

Read/Reset Command ........................................................... 34

Autoselect Command ............................................................. 35

Program Command Sequence ............................................... 35

Accelerated Program Command ............................................ 35

Unlock Bypass Command Sequence ..................................... 35

Figure 4. Program Operation ......................................................... 36

Asynchronous Read Operation (Non-Burst) ........................... 16

Figure 1. Asynchronous Read Operation........................................ 16

Synchronous (Burst) Read Operation .................................... 17

Linear Burst Read Operations ................................................ 17

Table 6. 16-Bit and 32-Bit Linear and Burst Data Order .................17

CE# Control in Linear Mode ................................................ 18

ADV# Control In Linear Mode .............................................. 18

RESET# Control in Linear Mode ......................................... 18

OE# Control in Linear Mode ................................................ 18

IND/WAIT# Operation in Linear Mode ................................. 18

Table 7. Valid Configuration Register Bit Definition for IND/WAIT# 20

Figure 2. End of Burst Indicator (IND/WAIT#) Timing for Linear 8-Word

Burst Operation............................................................................... 20

Unlock Bypass Entry Command .......................................... 36

Unlock Bypass Program Command .................................... 36

Unlock Bypass Chip Erase Command ................................ 36

Unlock Bypass CFI Command ............................................ 36

Unlock Bypass Reset Command ......................................... 37

Chip Erase Command ............................................................ 37

Sector Erase Command ......................................................... 37

Figure 5. Erase Operation.............................................................. 38

Sector Erase and Program Suspend Command .................... 38

Sector Erase and Program Suspend Operation Mechanics ... 38

Table 18. Allowed Operations During Erase/Program Suspend ... 38

Burst Access Timing Control ............................................... 21

Initial Burst Access Delay Control ....................................... 21

Table 8. Burst Initial Access Delay ..................................................21

Figure 3. Initial Burst Delay Control ................................................ 21

Configuration Register ............................................................ 22

Table 9. Configuration Register Definitions .....................................22

Table 10. Configuration Register After Device Reset .....................24

Initial Access Delay Configuration .......................................... 24

Sector

Protection

. . . . . . . . . . . . . . . . . . . . . . . .

Persistent Sector Protection ................................................... 24

Persistent Protection Bit (PPB) ............................................ 25

Persistent Protection Bit Lock (PPB Lock) .......................... 25

Sector Erase and Program Resume Command ..................... 39

Configuration Register Read Command ................................. 39

Configuration Register Write Command ................................. 39

Common Flash Interface (CFI) Command .............................. 39

SecSi Sector Entry Command ................................................ 41

Password Program Command ................................................ 41

Password Verify Command .................................................... 41

Password Protection Mode Locking Bit Program Command .. 42

Persistent Sector Protection Mode Locking Bit Program Com-

mand ....................................................................................... 42

SecSi Sector Protection Bit Program Command .................... 42

PPB Lock Bit Set Command ................................................... 42

DYB Write Command ............................................................. 42

Password Unlock Command .................................................. 42

PPB Program Command ........................................................ 43

June 7, 2006

Am29BDD160G

Recommended Resources

Schematic diagram of motor PLC control circuit

External power interface circuit for digital temperature sensor

Use a shift register to implement a circuit that divides frequency by 9

Isolated amplifier circuit using photodiode and ISOl00

Computer motherboard circuit diagram 810 4_12

Computer motherboard circuit diagram 820 2_43

VS.NET Error: My system configuration: XP SP2, VS.NET 2005 team suite /w SP1, eVC4+SP4, PB5.0, CE 6.0, WM 5.0 SDK. Now VS.NET 2005 can't create or open projects related to "smart devices"? Related errors: "An error...; net6634219 Embedded System

What kind of interrupt arrangement is this for msp430f5438?: // Timer1 A0 interrupt service routine #pragma vector=TIMER1_A0_VECTOR __interrupt void Timer_A0 (void) { TA1CCR0 += 4; // Add Offset to CCR0 } // Timer_A3 Interrupt Vector (TAIV) handler #pragma vect...; 水货老手 Microcontroller MCU

Share the verification standard of analog oscilloscope --- national standard: ...; xu__changhua Test/Measurement

SIM300 networking problem: I made a SIM300 GPRS module and encountered the following problem: UDP connection can be connected normally, and data can be sent and received correctly. But TCP connection cannot be made. The operati...; 老乐 Embedded System

Wide application of DSP and FPGA in automotive electronics: [font=宋体]1 Introduction[/font] [font=宋体] At the end of the 20th century, the wave of information revolution that emerged worldwide provided a golden opportunity for the breakthrough development of the...; 程序天使 DSP and ARM Processors

What is the circuit diagram and principle of LM2596 voltage regulator?: [img]http://bbs.elecfans.com/data/attachment/forum/201304/28/221613rsc27gfjcwfj7c7i.jpg[/img] I need help from an expert. I want to make a microcontroller car....; SmallTao 51mcu

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components