552BF000112DGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 552BF000112DGR

552BF000112DGR: DescriptionVCXO Oscillators VCXO; Diff/SE; Dual Freq; 10-1417 MHz; CategoryPassive components; File Size341KB，15 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

552BF000112DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	552BF000112DGR	-	-	View	Buy Now

552BF000112DGR Overview

VCXO Oscillators VCXO; Diff/SE; Dual Freq; 10-1417 MHz

552BF000112DGR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	VCXO Oscillators
Frequency	10 MHz to 945 MHz
Frequency Stability	50 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVDS
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Height	1.65 mm
Width	5 mm
Packaging	Box
Current Rating	99 mA
Duty Cycle - Max	55 %
Mounting Style	SMD/SMT

Preview

Download Datasheet

View All

Si 5 5 2

EVISION

U A L

REQUENCY

OLTAGE

- C

ON TROLLED

R Y S TA L

SCILLATOR

( V C X O ) 1 0 MH

Z TO

1.4 G H

Features



Available with any-rate output

frequencies from 10–945 MHz and

selected frequencies to 1.4 GHz



Two selectable output frequencies



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than

SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Applications



Ordering Information:



SONET/SDH



xDSL



10 GbE LAN/WAN

Low-jitter clock generation



Optical modules



Clock and data recovery

See page 10.

Description

The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced

DSPLL

circuitry to provide a very low jitter clock for all output frequencies.

The Si552 is available with any-rate output frequency from 10 to 945 MHz

and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a

different crystal is required for each output frequency, the Si552 uses one

fixed crystal frequency to provide a wide range of output frequencies. This

IC-based approach allows the crystal resonator to provide exceptional

frequency stability and reliability. In addition, DSPLL clock synthesis

provides superior supply noise rejection, simplifying the task of generating

low-jitter clocks in noisy environments typically found in communication

systems. The Si552 IC-based VCXO is factory-configurable for a wide

variety of user specifications including frequency, supply voltage, output

format, tuning slope, and temperature stability. Specific configurations are

factory programmed at time of shipment, thereby eliminating the long lead

times associated with custom oscillators.

Pin Assignments:

See page 9.

(Top View)

CLK–

GND

CLK+

Functional Block Diagram

CLK- CLK+

Fixed

Frequency XO

Any-rate

10–1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 1.1 4/13

Si552

Recommended Resources

Capacitor step-down indicator light circuit

KTM03 type circuit for controlling bidirectional thyristor

Equivalent circuit when treble is attenuated

Hotel room anti-theft alarm circuit

Modulator circuit for test signal generator

10Hz～2MHz function oscillator

What are the basic structures of DSP chips?: [color=#333333][font=arial, helvetica, sans-serif]The basic structure of DSP chip includes: (1) Harvard structure; (2) pipeline operation; (3) dedicated hardware multiplier; (4) special DSP instructio...; Jacktang DSP and ARM Processors

Here comes the prize: Tektronix Bluetooth headset: The courier called and said something had arrived. I thought it was the prize for the event. When I got it, it turned out to be a Bluetooth headset. The prize was a customized version of the Aigo Blue...; shihuntaotie Integrated technical exchanges

Understanding of Smartphone Charging Management with a Switch Charging Chip: [color=#000000][font=Arial,] The charging safety of lithium-ion batteries in mobile phones is increasingly valued by consumers. Therefore, when designing products, smartphone manufacturers must master...; qwqwqw2088 Analogue and Mixed Signal

Is the price of STM cheaper than that of LM?: As the title says, I would like to ask someone in the know, this is what I saw on Taobao, I wonder if the price is the same over there with the agent?...; 混沌初开 stm32/stm8

1,000 must-read books on electronic technology and electronic and information engineering majors - how many of them have you read?: [size=5]1000 Must-Read Books for Electronic Technology and Electronic and Information Engineering Majors - How many have you read? This document lists 1000 reference books for the major of Electronic ...; tiankai001 Download Centre

【LPC54100】Wanli board dual core blinky: [i=s] This post was last edited by guo8113 on 2015-4-12 22:16 [/i] Tonight, based on the DualCore example in LPC54xxx LPCXpresso, I made some modifications and ran it on Wanli's board. Attached is the...; guo8113 NXP MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components