530CC22M1148DGR datasheet, PDF

Datasheet> All Categories > Passive components> 530CC22M1148DGR

530CC22M1148DGR: DescriptionStandard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS); CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

530CC22M1148DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530CC22M1148DGR	-	-	View	Buy Now

530CC22M1148DGR Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

530CC22M1148DGR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
Frequency	22.1148 MHz
Frequency Stability	20 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	CMOS
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Box
Current Rating	81 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Z T O

1 . 4 GH

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Battery monitor circuit diagram

Circuit b using relay normally closed contact shunt trip coil method b

PCT temperature regulator circuit

Circuit diagram of cleverly using KD-28 to make a "dudu" sound generator

TDA8170-72 power amplifier circuit

Sub-ultrasonic remote control switch circuit

Have you ever wanted to ask a question in a forum but didn't know how to start?: I graduated last year with a bachelor's degree in computer science. I now work in a company that produces (the exact definition should be "research and development" because the demand for geological i...; 蓝色日出 MCU

Recruiting embedded Linux development engineers: Headhunting position [Shanghai] Job responsibilities: 1. Responsible for the development of embedded systems, including solution design and program architecture design; 2. Market-oriented, develop Lin...; ff318421749 Recruitment

Where to start learning analog IC design, please teach me: I am a beginner in IC and I am totally confused. Please give me some advice as the title says. Also, please tell me where I can download the tool software for free. Thank you....; yi1950 FPGA/CPLD

What is the job search situation like this year?: What is the job search situation like this year?...; 阿中 Talking about work

[Social Recruitment] [Campus Recruitment] China Electronics Technology Group Corporation Recruitment for Embedded Software Development: Can solve Beijing Hukou China Electronics Technology Group Recruitment [Company Profile] The first underwater robot team of China Electronics Technology Group (CETC) has been developing for more than ...; qqylv Recruitment

Quartus Parallel to Serial: The code is as follows: always @(negedge clk or negedge rst_n) begin if(!rst_n) begin address <= 1'b0; end else begin if(start) begin address <= addr_reg[3]; address_reg[3:1] <= address_reg[2:0]; end ...; hzdzkjly FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components