552AA000300DGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 552AA000300DGR

552AA000300DGR: DescriptionVCXO Oscillators VCXO; Diff/SE; Dual Freq; 10-1417 MHz; CategoryPassive components; File Size341KB，15 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

552AA000300DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	552AA000300DGR	-	-	View	Buy Now

552AA000300DGR Overview

VCXO Oscillators VCXO; Diff/SE; Dual Freq; 10-1417 MHz

552AA000300DGR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	VCXO Oscillators
Frequency	10 MHz to 945 MHz
Frequency Stability	100 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVPECL
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Height	1.65 mm
Width	5 mm
Packaging	Box
Current Rating	120 mA
Duty Cycle - Max	55 %
Mounting Style	SMD/SMT

Preview

Download Datasheet

View All

Si 5 5 2

EVISION

U A L

REQUENCY

OLTAGE

- C

ON TROLLED

R Y S TA L

SCILLATOR

( V C X O ) 1 0 MH

Z TO

1.4 G H

Features



Available with any-rate output

frequencies from 10–945 MHz and

selected frequencies to 1.4 GHz



Two selectable output frequencies



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than

SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Applications



Ordering Information:



SONET/SDH



xDSL



10 GbE LAN/WAN

Low-jitter clock generation



Optical modules



Clock and data recovery

See page 10.

Description

The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced

DSPLL

circuitry to provide a very low jitter clock for all output frequencies.

The Si552 is available with any-rate output frequency from 10 to 945 MHz

and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a

different crystal is required for each output frequency, the Si552 uses one

fixed crystal frequency to provide a wide range of output frequencies. This

IC-based approach allows the crystal resonator to provide exceptional

frequency stability and reliability. In addition, DSPLL clock synthesis

provides superior supply noise rejection, simplifying the task of generating

low-jitter clocks in noisy environments typically found in communication

systems. The Si552 IC-based VCXO is factory-configurable for a wide

variety of user specifications including frequency, supply voltage, output

format, tuning slope, and temperature stability. Specific configurations are

factory programmed at time of shipment, thereby eliminating the long lead

times associated with custom oscillators.

Pin Assignments:

See page 9.

(Top View)

CLK–

GND

CLK+

Functional Block Diagram

CLK- CLK+

Fixed

Frequency XO

Any-rate

10–1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 1.1 4/13

Si552

Recommended Resources

Bidirectional trigger diode replacement circuit

transistor inverter

Pulse width modulation switching regulated power supply circuit diagram composed of NE555

TTL level controlled 5V power supply circuit diagram

astable flip-flop

Induction electric heating automatic control circuit

Continue to ask: Which PIC16-bit machine is more suitable: First set the application background: A measures and controls 16 temperature points, B controls 4 stepper motors, C controls 8 relays, and D reserves at least 12 or more measurement and control termin...; 小笨蛋 Microchip MCU

Thank you. Thank you.: What are the advantages of stc15 compared to 89c51?...; scylkjhgfdsa 51mcu

Design of a portable multi-parameter mobile monitor based on GPRS: W_DOT: MOV A,O_YL ; Y coordinate conversion calculation MOV B,#20h MUL AB MOV O_YL,A ; O_YL stores the lower 8 bits of the address MOV A,B XCH A,O_XH ; O_XH stores the higher 8 bits of the address PUS...; zy920 Medical Electronics

How to build a development environment with ddk and vc under windows?: I have been looking for how to build a driver development environment under XP using only DDK (2600) and VC6.0. How should I configure it? I have tried many solutions but none of them can compile. I h...; msucl Embedded System

Anyone who has used the tlv320aic3106 audio decoding chip? Come and have a look: Now I am using the Leading Audio Input. One channel is digital through din input in i2s mode, and the other is analog signal input through line1l and line1r. What if this channel has signal input at t...; dabaobao DSP and ARM Processors

Share my LM4F120launchpad expansion board schematic: I made an expansion board of LM4F120launchpad, expanded with spiflash, sd card, 2.4G nrf2401 interface, tft 8bit LCD interface (5110 interface is also reserved), ds1302 clock chip, infrared receiver, ...; shower.xu Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components