552AF000213DGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 552AF000213DGR

552AF000213DGR: DescriptionVCXO Oscillators VCXO; Diff/SE; Dual Freq; 10-1417 MHz; CategoryPassive components; File Size341KB，15 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

552AF000213DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	552AF000213DGR	-	-	View	Buy Now

552AF000213DGR Overview

VCXO Oscillators VCXO; Diff/SE; Dual Freq; 10-1417 MHz

552AF000213DGR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	VCXO Oscillators
Frequency	10 MHz to 945 MHz
Frequency Stability	50 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVPECL
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Height	1.65 mm
Width	5 mm
Packaging	Box
Current Rating	120 mA
Duty Cycle - Max	55 %
Mounting Style	SMD/SMT

Preview

Download Datasheet

View All

Si 5 5 2

EVISION

U A L

REQUENCY

OLTAGE

- C

ON TROLLED

R Y S TA L

SCILLATOR

( V C X O ) 1 0 MH

Z TO

1.4 G H

Features



Available with any-rate output

frequencies from 10–945 MHz and

selected frequencies to 1.4 GHz



Two selectable output frequencies



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than

SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Applications



Ordering Information:



SONET/SDH



xDSL



10 GbE LAN/WAN

Low-jitter clock generation



Optical modules



Clock and data recovery

See page 10.

Description

The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced

DSPLL

circuitry to provide a very low jitter clock for all output frequencies.

The Si552 is available with any-rate output frequency from 10 to 945 MHz

and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a

different crystal is required for each output frequency, the Si552 uses one

fixed crystal frequency to provide a wide range of output frequencies. This

IC-based approach allows the crystal resonator to provide exceptional

frequency stability and reliability. In addition, DSPLL clock synthesis

provides superior supply noise rejection, simplifying the task of generating

low-jitter clocks in noisy environments typically found in communication

systems. The Si552 IC-based VCXO is factory-configurable for a wide

variety of user specifications including frequency, supply voltage, output

format, tuning slope, and temperature stability. Specific configurations are

factory programmed at time of shipment, thereby eliminating the long lead

times associated with custom oscillators.

Pin Assignments:

See page 9.

(Top View)

CLK–

GND

CLK+

Functional Block Diagram

CLK- CLK+

Fixed

Frequency XO

Any-rate

10–1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 1.1 4/13

Si552

Recommended Resources

Control and timing circuit diagram

smoke detector alarm

Simple telephone remote control device

Average absolute value circuit

TIL probe circuit

820e computer motherboard circuit diagram_07

Simple laser flashlight circuit diagram: The following figure is a laser flashlight circuit diagram. The circuit is very simple, and it only needs a battery, a resistor, and a transistor. Laser flashlights are cheap and good quality, with a ...; fish001 Analogue and Mixed Signal

FPGA development direction!: Dear FPGA experts, which direction is more promising for FPGA development? Please give me some advice!...; 少121 FPGA/CPLD

[MsgOS] Keyboard task framework under multiple platforms: [font=Tahoma, Helvetica, SimSun, sans-serif]This is an excerpt from a question and answer session on another forum, posted here. , 238, 238)][font=Tahoma, Helvetica, SimSun, sans-serif][size=12px]1) H...; 科技猎人 stm32/stm8

EEWORLD University Hall----Captivate Live Replay: Captivate live replay : https://training.eeworld.com.cn/course/4118...; hi5 Talking

I am currently doing .net development. If I am engaged in single-chip microcomputer or embedded development, which one is better to learn? How long does it take to get started? What platform is the best?: Dear friends, I am a fresh graduate of computer science. I am currently doing .net development, but I would like to ask how long it will take to get started if I engage in single-chip microcomputers?...; amw196209 Embedded System

【Design Tools】Design and verification of 8-bit enhanced CPU based on FPGA: Design and Verification of 8-bit Enhanced CPU Based on FPGA...; 小笼包 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components