EEWORLDEEWORLDEEWORLD

Part Number

Search

ZL70100LDG1

Description
Medical Implantable RF Transceiver
File Size96KB,6 Pages
ManufacturerZarlink Semiconductor (Microsemi)
Websitehttp://www.zarlink.com/
Download Datasheet Compare View All

ZL70100LDG1 Overview

Medical Implantable RF Transceiver

ZL70100
Medical Implantable RF Transceiver
Data Sheet
Features
402-405 MHz (10 MICS channels) and
433-434 MHz (2 ISM channels)
High data rate (800/400/200 kbps raw data rate)
High performance MAC with automatic error
handling and flow control, typ < 1.5x10
-10
BER.
Very few external components
(2 pcs + antenna matching)
Extremely low power consumption (5 mA,
continuous TX/RX, <1 mA low power mode)
Ultra low power wakeup circuit (200 nA)
Standards compatible (MICS, FCC, IEC)
May 2005
Ordering Information
ZL70100LDF1 - 48 pin QFN* (tape & reel,
bake and drypack)
ZL70100LDG1 -48 pin QFN* (tray, bake and
drypack)
*Pb Free Matte Tin
0°C to +55°C
Description
The ZL70100 is a high performance half duplex RF
communications link for medical implantable
applications. The system is very flexible and supports
several low power wakeup options. Extremely low
power is achievable using the 2.45 GHz ISM Band
Wakeup-receiver option. The high level of integration
includes a Media Access Controller, providing
complete control of the device along with coding and
decoding of RF messages. A standard SPI interface
provides for easy access by the application
For further information please contact sales.
Applications
Implantable Devices e.g., Pacemakers, ICD’s,
Cochlea implants, Neurostimulators, Implantable
Insulin Pumps, Bladder Control Devices,
implantable physiological monitors
Body area network, short range device
applications using the 433 MHz ISM band.
24 MHz
Zarlink MICS Transceiver - ZL70100
400 MHz Transceiver
PLL
XTAL2
XTAL1
MediaAccess Controller
Whitening
RS
Encoder
CRC
Generation
Message
Storage
ADC analog Inputs
(TESTIO[4:1] pins)
4
To ADCMux
PowerAmplifier
Mixer
tx_data
TX
400 MHz
RF 400 MHz
TX
+
T X IFModulator
tx_clk
T X Control
4
PeakDetector
Antenna
Matching
LowNoise
Amplifier
Mixer
AnalogInputs
4
RSSI
3
5bit
ADC
DataBus
Control
Interface
SPI
Programmable
PO[3:0]
IO
PI[2:0]
SPI_CS_B
SPI
SPI_CLK
Interf ace
SPI_SDI
SPI_SDO
IRQ
RX
400 MHz
RF 400 MHz
RX
RX IFFilter and FMDetector
RX
ADC
RX Control
rx_data
Correlator
RS Decode
Clock
Recovery
CRC
Decode
Message
Storage
T estModeControl
2
2.45 GHz Wake-Up Receiver
RX
2.45 GHz
RF 2.45 GHz
UltraLow
Power
Oscillator
Regulator
1.85-2.0V
InputPinPull-downControl
Bypass ofon-chipCrystal OscillatorControl
SelectIMDorBaseT ransceiver
WakeupIMD
RX
Antenna
Matching
Enable
Wake-Up
Control
MODE[1:0]
PDCTRL
XO_BY PASS
IBS
WU_EN
Analog Test
TESTIO[6:5]
2
Batteryor
OtherSupply
68nFDecoupling
Capacitor
Figure 1 - ZL70100 Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2005, Zarlink Semiconductor Inc. All Rights Reserved.
VDDIO
VSUP
VDDA
VSSA
VDDD
VSSD

ZL70100LDG1 Related Products

ZL70100LDG1 ZL70100LDF1 ZL70100
Description Medical Implantable RF Transceiver Medical Implantable RF Transceiver Medical Implantable RF Transceiver
C2000 chip programming method
TI generally recommends the following for programming chips: ◆Less than 1000: Use JTAG to program or program through the serial port. M3, C2000 do not have tools like MSP430 GANG430. There may be some...
dontium Microcontroller MCU
How to understand the AC equipotential mentioned in course 3.3.4
[size=5][b]Discussion based on the lecture on basic knowledge of electronic circuits [url=https://training.eeworld.com.cn/course/3818]https://training.eeworld.com.cn/course/3818[/url][/b][/size] How s...
鬼谷第九 Power technology
Request carrier transmitter and carrier receiver schematic diagram
[i=s] This post was last edited by paulhyde on 2014-9-15 09:50 [/i] Requirements for carrier transmitter: It is composed of COMS gate circuits and RC components. Wide and narrow pulse sequences modula...
yuda868 Electronics Design Contest
How to control the level of IO port during FPGA programming
RT uses an Altera FPGA. When programming the JTAG, the other IO ports will be pulled high instead of tri-state, which will burn out my peripheral circuits. Is there any way to configure it? Set the st...
jatamatadada FPGA/CPLD
Has anyone used Keil uVision4 or tkstudio to write LPC1114 programs in assembly?
As the title says, if you have one, could you send me a simple routine? Or tell me the general idea, thank you! My email address is: psmeng@gmail.com...
kanoka NXP MCU
U.S. high-tech export controls: Why are ADCs more stringent than DACs?
[i=s] This post was last edited by dontium on 2015-1-23 13:21 [/i] I would like to ask a question here to test you: Generally, the export control on ADC is quite strict, while DAC is often not so stri...
clark Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2477  2554  2624  1395  190  50  52  53  29  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号