530BC198M120DGR datasheet, PDF

Datasheet> All Categories > Passive components> 530BC198M120DGR

530BC198M120DGR: DescriptionStandard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS); CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

530BC198M120DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530BC198M120DGR	-	-	View	Buy Now

530BC198M120DGR Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

530BC198M120DGR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
Frequency	198.12 MHz
Frequency Stability	20 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVDS
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Box
Current Rating	90 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Z T O

1 . 4 GH

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Expansion circuit 2 of analog multi-way switch CD4051

Negative sequence current phase failure protection circuit 2

Flip-flop driven thyristor circuit

Phase detection voltage measurement circuit

Four band radio circuit

High efficiency emergency light power circuit

How to use the GPS module?: I bought a GPS module HOLUX-GR87, the interface has 6 wires, what are they for? The boss doesn't even buy the information when he sells things... I am so worried about this newbie....; yang_xian521 RF/Wirelessly

What is serial linked I/O (SLIO)? What are its uses or features? Thanks~: May I ask what is serial linked I/O (SLIO)? What are its uses or features? Thank you very much~ I am a student who has just started to learn these things, so my questions may be a bit confusing~ Pleas...; hosdap Embedded System

Damped Input Filter Series 1: Switching regulators are often preferred over linear regulators because they are more efficient, and switching topologies rely heavily on input filtering. This circuit element, combined with the typic...; inoint98 Power technology

Please help, we want to make a device that supports MTP (using USB); however, Windows can only recognize it as PTP. Please help me analyze it.: After the device is plugged in, the device manager shows "still image camera" instead of the "portable media player" we need, which can directly synchronize media files with MS media player (version 1...; wyongyongge Embedded System

Debugging FPGAs with the SignalTap II Logic Analyzer: Abstract: This paper introduces the use of SignalTap II embedded logic analyzer in Quartus II, a programmable logic device development tool, and gives a specific design example, detailing the specific...; 程序天使 FPGA/CPLD

Siemens Communications' fixed network, mobile network and operator service departments have been merged into Nokia. Where will the enterprise network go?: Siemens today officially announced that the fixed network, mobile network and operator service departments of the communications group will be merged into Nokia, thus confirming the rumors that the co...; 1234 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components