530NB80M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> 530NB80M0000DGR

530NB80M0000DGR: DescriptionStandard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS); CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

530NB80M0000DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530NB80M0000DGR	-	-	View	Buy Now

530NB80M0000DGR Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

530NB80M0000DGR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
Frequency	80 MHz
Frequency Stability	31.5 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVDS
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Box
Current Rating	90 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Z T O

1 . 4 GH

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

LC audio oscillator circuit diagram

Small power switching power supply circuit diagram

DC/DC converter circuit diagram of primary ZVS and secondary ZVS synchronous rectification controlled by ISL6752

power circuit.gif

555 infrared photoelectric switch(2)

I really admire the keil C compiler. It has thought of everything you haven't thought of.: uint16 dat;...if (dat0xff00) {....}After compilation, onlymov A,R2jz c:xxxxIndeed, it is enough to judge whether the upper eight bits are non-0.I have also studied the principles of compilation. It is...; huo_hu 51mcu

[RISC-V MCU CH32V103 Review] PWM Adjustment of LED Lights: The brightness of LED lights can be adjusted by using timers and corresponding output functions. Taking channel 1 of timer 1 as an example (PA8), it can achieve PWM control by controlling the duty cyc...; jennyzhaojie Domestic Chip Exchange

Questions about the EK-LM3S8962 development board: Since I don't have this development board, I can't fully understand the CAN communication of this development board. However, through studying the routines, I found that CAN communication is used for ...; benbending Microcontroller MCU

【mpy】The SD/MMC bus can be configured to 1 or 4 bits: Because the SD/MMC board on some development boards does not support 4-bit bus mode, a new macro MICROPY_HW_SDMMC_BUS_WIDTH is added to allow the width of the SD/MMC bus interface to be defined, the d...; dcexpert MicroPython Open Source section

LM3 Development Notes_1. Development Board Resources: I received the LM3S8962 evaluation kit on Friday and took some time to study it today. The development kit includes the LM3S8962 evaluation board and the LM3S2110 CAN evaluation board, as well as a US...; liongt Microcontroller MCU

Embedded experts please come in!: #define DEFINE(b) char *Name;int (*S)(b *This); typedef struct tag{ DEFINE(struct tag) int *pedit; } pd; How can the DEFINE macro in struct tag define its own structure as its own parameter? Can an ex...; junliyang Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components