EEWORLDEEWORLDEEWORLD

Part Number

Search

590AD40M0000DG

Description
Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)
CategoryPassive components   
File Size394KB,15 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

590AD40M0000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
590AD40M0000DG - - View Buy Now

590AD40M0000DG Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

590AD40M0000DG Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
Frequency40 MHz
Frequency Stability20 PPM
Load Capacitance15 pF
Operating Supply Voltage3.3 V
Supply Voltage - Min2.97 V
Supply Voltage - Max3.63 V
Output FormatLVPECL
Termination StyleSMD/SMT
Package / Case7 mm x 5 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Width5 mm
Height1.65 mm
PackagingTray
Current Rating110 mA
TypeCrystal Oscillator
Duty Cycle - Max55 %
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Ordering Information:
See page 7.
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si590 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
NC
CLK
Functional Block Diagram
V
DD
CLK– CLK+
17 k
*
Fixed
Frequency
XO
Si590 (CMOS)
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
V
DD
CLK–
CLK+
OE
OE
NC
GND
1
2
3
6
5
4
17 k
*
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.1 12/17
Copyright © 2017 by Silicon Laboratories
Si590/591
EEWORLD University Hall----Industrial Robot Seminar
Industrial Robot Seminar : https://training.eeworld.com.cn/course/5542...
hi5 Robotics Development
Electroplating process
1. Classification of electroplating process: 2. Process flow: 3. Process description: .........
feifei PCB Design
WinDBG dual-machine debugging problem
I used VMware and my local machine to set up a dual-machine debugging environment, and I could connect to and disconnect from the target machine. But when I set a breakpoint in the source code, it sai...
zhuwei883 Embedded System
Soft decoding BMP picture
The following is an electronic photo album I made myself based on FAT32 and SD card, with keystrokes to operate the addition and subtraction of pictures. . . . . . The project is in the group I create...
shilaike Microcontroller MCU
【Learning experience】Using CCS to debug Linux
I had nothing to do today, so I went to the TI classroom to look for some videos to watch. I saw the course "Debugging Linux with CCS". I have always been confused about operating system porting. When...
lidonglei1 TI Technology Forum
Common MSP430 issues: operating modes and power consumption
[align=left][color=rgb(51, 51, 51)][font=Verdana, Arial, Helvetica, sans-serif]Q1: 1. After MSP430 enters LP mode, the CPU stops running. So, after entering the interrupt execution exit, due to the re...
Jacktang Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1482  559  2759  1533  2094  30  12  56  31  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号