530AC62M5000DGR datasheet, PDF

Datasheet> All Categories > Passive components> 530AC62M5000DGR

530AC62M5000DGR: DescriptionStandard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS); CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

530AC62M5000DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530AC62M5000DGR	-	-	View	Buy Now

530AC62M5000DGR Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

530AC62M5000DGR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
Frequency	62.5 MHz
Frequency Stability	20 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVPECL
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Box
Current Rating	111 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Z T O

1 . 4 GH

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Wind pendulum motor drive circuit

The structure and working principle diagram of various protection circuits b

Huayi-Ariston BCD-161 refrigerator circuit

Sample and hold circuit diagram

AH800 control application circuit diagram b

555 touch mode anti-theft alarm circuit

The difference between CC2530dk and CC2530zdk-zll: The difference between CC2530dk and CC2530 zdk-zll is their application...; 是夜126 RF/Wirelessly

FPGA uses library functions to write serial port programs, but the data sent and received are inconsistent.: #include "system.h" #include "altera_avalon_pio_regs.h" #include "altera_avalon_uart_regs.h" #include "sys/alt_irq.h" #include "stdlib.h" //NULL needs to be defined unsigned char rxdata; void Set_baun...; tianma123 FPGA/CPLD

[Help] LCM1602 cursor display status changes dynamically: When I initialized 1602, I set the cursor to not display and not flicker. After writing a few bytes of data, (delay for a few seconds) the cursor is displayed when the next few bytes of data are writt...; nerdbihai Embedded System

How to dynamically load executable files in vxWorks: Generally, for CPUs with MMU, the operating system can easily separate the operating system from the executable file. The separation of the operating system and the executable file implemented by vxWo...; ylm8885931 Embedded System

Wince emulator Pocket PC hotkey: I have already written two functions to submit by pressing "ENTER" and cancel by pressing "ESC". They are set in the KeyDown or KeyPress event of the form but they don't work. How can I do this?...; pipingtom Embedded System

Prize-giving event | NI helps you design a more reliable data acquisition system: [Event Details] Prize-giving Event | NI helps you design a more reliable data acquisition system[Event time] From now until March 31, 2021[How to participate]1. Click the " I want to participate " but...; EEWORLD社区 Integrated technical exchanges

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components