EEWORLDEEWORLDEEWORLD

Part Number

Search

LT1113ACN8#PBF

Description
Precision Amplifiers Dual L/Noise Prec JFET Input OA
CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size699KB,18 Pages
ManufacturerADI
Websitehttps://www.analog.com
Environmental Compliance
Download Datasheet Parametric Compare View All

LT1113ACN8#PBF Overview

Precision Amplifiers Dual L/Noise Prec JFET Input OA

LT1113ACN8#PBF Parametric

Parameter NameAttribute value
Brand NameAnalog Devices Inc
Is it lead-free?Contains lead
Is it Rohs certified?conform to
package instructionDIP-8
Contacts8
Manufacturer packaging code05-08-1510 (N8)
Reach Compliance Codecompliant
Amplifier typeOPERATIONAL AMPLIFIER
ArchitectureVOLTAGE-FEEDBACK
Maximum average bias current (IIB)0.003 µA
Maximum bias current (IIB) at 25C0.00045 µA
Minimum Common Mode Rejection Ratio80 dB
Nominal Common Mode Rejection Ratio96 dB
frequency compensationNO
Maximum input offset current (IIO)0.0007 µA
Maximum input offset voltage2400 µV
JESD-30 codeR-PDIP-T8
JESD-609 codee3
low-biasYES
low-dissonanceNO
micropowerNO
Humidity sensitivity level1
Negative supply voltage upper limit-20 V
Nominal Negative Supply Voltage (Vsup)-15 V
Number of functions2
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP8,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
powerNO
Programmable powerNO
Certification statusNot Qualified
Maximum seat height3.937 mm
minimum slew rate2 V/us
Nominal slew rate3.5 V/us
Maximum slew rate12.7 mA
Supply voltage upper limit20 V
Nominal supply voltage (Vsup)15 V
surface mountNO
technologyBIPOLAR
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Nominal Uniform Gain Bandwidth4500 kHz
Minimum voltage gain400000
broadbandNO
width7.62 mm
Base Number Matches1
LT1113
Dual Low Noise,
Precision, JFET Input Op Amp
FeaTures
n
n
n
n
n
n
n
n
n
DescripTion
The
LT
®
1113
achieves a new standard of excellence in noise
performance for a dual JFET op amp. The 4.5nV/√Hz 1kHz
noise combined with low current noise and picoampere
bias currents makes the LT1113 an ideal choice for am-
plifying low level signals from high impedance capacitive
transducers.
The LT1113 is unconditionally stable for gains of 1 or
more, even with load capacitances up to 1000pF. Other
key features are 0.4mV V
OS
and a voltage gain of 4 mil-
lion. Each individual amplifier is 100% tested for voltage
noise, slew rate and gain bandwidth.
The design of the LT1113 has been optimized to achieve
true precision performance with an industry standard
pinout in the S0-8 package. A set of specifications are
provided for ± 5V supplies and a full set of matching speci-
fications are provided to facilitate the use of the LT1113 in
matching dependent applications such as instrumentation
amplifier front ends.
L,
LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and C-Load
is a trademark of Linear Technology Corporation. All other trademarks are the property of their
respective owners.
100% Tested Low Voltage Noise: 6nV/√Hz Max
SO-8 Package Standard Pinout
Voltage Gain: 1.2 Million Min
Offset Voltage: 1.5mV Max
Offset Voltage Drift: 15µV/°C Max
Input Bias Current, Warmed Up: 450pA Max
Gain Bandwidth Product: 5.6MHz Typ
Guaranteed Specifications with ± 5V Supplies
Guaranteed Matching Specifications
applicaTions
n
n
n
n
n
n
Photocurrent Amplifiers
Hydrophone Amplifiers
High Sensitivity Piezoelectric Accelerometers
Low Voltage and Current Noise Instrumentation
Amplifier Front Ends
Two and Three Op Amp Instrumentation Amplifiers
Active Filters
Typical applicaTion
Low Noise Hydrophone Amplifier with DC Servo
R1*
100M
R3
3.9k
5V TO 15V
PERCENT OF UNITS (%)
1kHz Input Noise Voltage Distribution
40
V
S
= ±15V
T
A
= 25°C
138 S8
276 OP AMPS TESTED
R2 C1*
200
–5V TO –15V
HYDRO-
PHONE
7
DC OUTPUT ≤ 2.5mV FOR T
A
< 70°C
OUTPUT VOLTAGE NOISE = 128nV/√Hz AT 1kHz (GAIN = 20)
C1 ≈ C
T
≈ 100pF TO 5000pF; R4C2 > R8C
T
; *OPTIONAL
+
R7
1M
1/2
LT1113
C
T
R8
100M
+
3
2
8
1
C2
0.47µF
R4
1M
R5
1M
OUTPUT
30
1/2
LT1113
4
20
R6
100k
6
10
5
0
3.8 4.0 4.2 4.4 4.6 4.8 5.0 5.2 5.4 5.6 5.8
INPUT VOLTAGE NOISE (nV/√Hz)
1113 TA02
1113 TA01
1113fc
For more information
www.linear.com/LT1113
1

LT1113ACN8#PBF Related Products

LT1113ACN8#PBF LT1113CN8 LT1113CS8#TR LT1113CS8 LT1113ACN8
Description Precision Amplifiers Dual L/Noise Prec JFET Input OA Precision Amplifiers LT1113 - Dual Low Noise, Precision, JFET Input Op Amps Precision Amplifiers LT1113 - Dual Low Noise, Precision, JFET Input Op Amps Precision Amplifiers LT1113 - Dual Low Noise, Precision, JFET Input Op Amps Precision Amplifiers LT1113 - Dual Low Noise, Precision, JFET Input Op Amps
Is it Rohs certified? conform to incompatible incompatible incompatible incompatible
package instruction DIP-8 0.300 INCH, PLASTIC, DIP-8 0.150 INCH, PLASTIC, SO-8 0.150 INCH, PLASTIC, SO-8 0.300 INCH, PLASTIC, DIP-8
Reach Compliance Code compliant not_compliant not_compliant not_compliant not_compliant
Amplifier type OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER
Maximum average bias current (IIB) 0.003 µA 0.005 µA 0.005 µA 0.005 µA 0.003 µA
Nominal Common Mode Rejection Ratio 96 dB 93 dB 93 dB 93 dB 96 dB
Maximum input offset voltage 2400 µV 2800 µV 2800 µV 2800 µV 2500 µV
JESD-30 code R-PDIP-T8 R-PDIP-T8 R-PDSO-G8 R-PDSO-G8 R-PDIP-T8
JESD-609 code e3 e0 e0 e0 e0
Humidity sensitivity level 1 1 1 1 1
Negative supply voltage upper limit -20 V -20 V -20 V -20 V -20 V
Nominal Negative Supply Voltage (Vsup) -15 V -15 V -15 V -15 V -15 V
Number of functions 2 2 2 2 2
Number of terminals 8 8 8 8 8
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIP DIP SOP SOP DIP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE SMALL OUTLINE SMALL OUTLINE IN-LINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED 245 235 NOT SPECIFIED
Maximum seat height 3.937 mm 3.937 mm 1.752 mm 1.75 mm 3.937 mm
Nominal slew rate 3.5 V/us 3.5 V/us 3.5 V/us 3.5 V/us 3.5 V/us
Supply voltage upper limit 20 V 20 V 20 V 20 V 20 V
Nominal supply voltage (Vsup) 15 V 15 V 15 V 15 V 15 V
surface mount NO NO YES YES NO
technology BIPOLAR BIPOLAR BIPOLAR BIPOLAR BIPOLAR
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface Matte Tin (Sn) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE THROUGH-HOLE GULL WING GULL WING THROUGH-HOLE
Terminal pitch 2.54 mm 2.54 mm 1.27 mm 1.27 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED 20 20 NOT SPECIFIED
Nominal Uniform Gain Bandwidth 4500 kHz 5600 kHz 4300 kHz 5600 kHz 5600 kHz
width 7.62 mm 7.62 mm 3.899 mm 3.9 mm 7.62 mm
Base Number Matches 1 1 1 1 1
Certification status Not Qualified Not Qualified - Not Qualified Not Qualified
ECCN code - EAR99 EAR99 EAR99 EAR99
What knowledge should college students learn about microcontrollers?
There is a lot of knowledge about electronics, which is many times more than the knowledge about computers. To learn computers, you only need to master a few languages, but to engage in electronics, y...
fighting MCU
Inductor production
Can I use a network cable to wind an inductor? If so, how should I wind it?...
huacong5419 FPGA/CPLD
[Recommended repost] Texas Instruments' Da Vinci five-year journey: seven deadly sins; the battle for embedded processor architecture to be decided in 2012
I recommend everyone to read it, there is some truth in it, and it can also increase your understanding of the DaVinci product line. Source: 21ic Author: Jason Wang Disclaimer: This article is limited...
kooking DSP and ARM Processors
Introduction to optocouplers and detailed explanation of their functions
[size=4]The photoelectric coupler (abbreviated as optocoupler) is called the photoelectric coupler interface circuit. It is a semiconductor optoelectronic device that encapsulates the light-emitting e...
fish001 Analogue and Mixed Signal
Economical Pocket Oscilloscope V1.1 Circuit Schematic Diagram
Basic design ideas: As an amateur, the resources and money at hand are limited, so the starting point of the design of this economical pocket oscilloscope DIY solution is: 1. Low cost, try to use comm...
wood88 DIY/Open Source Hardware
FPGA integrated circuit written test and interview questions and answers 20171012 (serial to be continued)
[align=left] [/align][align=left] [/align][align=left] [/align][align=center]FPGA/Integrated Circuit[/align][align=center]Written Interview Questions and Answers[ /align][align=left] [/align][align=le...
xuehua_12 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1522  320  1403  1067  681  31  7  29  22  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号