EEWORLDEEWORLDEEWORLD

Part Number

Search

832-80-052-20-001101

Description
Preci-dip
File Size15KB,3 Pages
Manufacturer
Environmental Compliance
Download Datasheet Parametric View All

832-80-052-20-001101 Online Shopping

Suppliers Part Number Price MOQ In stock  
832-80-052-20-001101 - - View Buy Now

832-80-052-20-001101 Overview

Preci-dip

832-80-052-20-001101 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
Manufacturer
Product CategoryPreci-dip
RoHSDetails
Factory Pack Quantity200
PCB CONNECTORS
SERIES
832
832-PP-NNN-20-001101
Double row
2 mm, Right angle solder tail
"Hard metric" PCB pin connectors Solder tail.
TECHNICAL SPECS.:
Insulator
Flammability
Contact
Connecting pin Ø
Mechanical life
Rated current
Dielectric strength
Black glass filled polymer LCP-GF30-FR
UL 94V-O
Brass CuZn36Pb3 (C36000)
0.47 mm
Min. 500 cycles
3A
Min. 1000 V RMS
ORDERING INFORMATION:
PP Plating code
10
80
V3*
Termination
Gold 0.25 µm
Tin
Tin
Connecting pin
Gold 0.25 µm
Tin
Gold 0.75 µm
*only for 832...22-002101 seriesNNN number of poles. Replace NNN with the requested number of poles, e.g. 830-
10-NNN-20-001101 for a single row version with 8 pins becomes 830-10-008-20-001101.
PHONE
PRECI-DIP SA
Rue Saint-Henri 11 P.P.Box 834 CH-2800 Delémont / Switzerland
+41 (0)32 421 04 00
FAX
+41 (0)32 421 04 01
E-MAIL
sales@precidip.com www.precidip.com
CCD Project
There is a CCD driven project. If you are interested, please contact qq303109521...
pilgrimsoul FPGA/CPLD
New DDS+PLL Clock Generator Based on FPGA
Document description: Based on the characteristics of direct digital frequency synthesis (DDS) and integrated phase-locked loop (PLL) technology, a new DDS-excited PLL system frequency synthesis clock...
五月一 FPGA/CPLD
Looking for the delay program in open at.
I want the delay program in open at. And how is it implemented......
68872401 Embedded System
Can supercapacitors accelerate cars?
The advent of supercapacitors has made people curious about its "super" features, what exactly makes it super, and in what fields can its "super" be demonstrated. Supercapacitors play a significant ro...
BIGCAP Energy Infrastructure?
There are two questions about the frequency division circuit, as shown in the figure
There are two questions about the frequency division circuit, as shown in the figure...
QWE4562009 Analog electronics
【Altera SoC Experience Tour】+ Running a complete convolutional neural network on DE1
[i=s]This post was last edited by zhaoyongke on 2015-5-30 17:53[/i] It's been a while since I last posted. I've been debugging another Stratix V board. Enough of small talk, here's the latest progress...
zhaoyongke FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2851  1363  1751  1461  562  58  28  36  30  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号