EEWORLDEEWORLDEEWORLD

Part Number

Search

ZREKL-2016-325SN

Description
Circular MIL Spec Connector PLUG
CategoryThe connector   
File Size5MB,104 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

ZREKL-2016-325SN Overview

Circular MIL Spec Connector PLUG

ZREKL-2016-325SN Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerAmphenol
Product CategoryCircular MIL Spec Connector
Amphenol
How to use the USB to serial port in ST-link on the stm32f4 discovery board?
[table=98%] [tr][td]How to use the USB to serial port in ST-link on the stm32f4 discovery board? As shown below, the serial port of ST-LINK on the board is not connected to USART1 of F429 by default. ...
经世致用 stm32/stm8
Share some jokes from the IT industry
1. Q: How do you know that the electrical engineer you are talking to is an extrovert? A: He will stare at your shoes instead of his own when he talks to you. 2.3....
mmmllb Talking
S-shaped naked body in the snow and ice, please help from experts: Bluetooth simulated serial port problem
Hardware environment: Dopod smartphone with Bluetooth. Software environment: Smartphone. Program trunk: 1.g_hComDevice= RegisterDevice (L"COM", ComIndex, L"btd.dll", (DWORD)&pp); //Create a virtual se...
safasfasffsa Embedded System
The DIY smart home control part is about to be released, if you are interested, please sign up
Today I discussed with Xiaoyang and other main designers, and asked them to help check it again to ensure the smooth progress of our first project.This is the overall solution for smart home:Smart Hom...
soso DIY/Open Source Hardware
UltraEdit's SystemVerilog keyword settings sharing
The SystemVerilog part is at the end of the file (starting with /L15). Everyone has different idiomatic languages. If you only need to add the SystemVerilog part and keep other settings, just copy thi...
eeleader FPGA/CPLD
Problems encountered in PCI Express design
Use Spartan-6 to make a simple PCIE communication board. When generating the PCIE IP core, open up BAR0 as 128 bytes of IO space, and then directly use the generated reference design to generate the b...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1485  1614  1107  2918  1223  30  33  23  59  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号