ATT3020-100M68I datasheet, PDF

Datasheet> All Categories > ATT3020-100M68I

Preview

ATT3020-100M68I: DescriptionField-Programmable Gate Arrays; File Size519KB，80 Pages; ManufacturerETC

Download Datasheet View All

ATT3020-100M68I Overview

Field-Programmable Gate Arrays

Preview

Download Datasheet

View All

Data Sheet

February 1997

ATT3000 Series Field-Programmable Gate Arrays

Features

Description

The CMOS ATT3000 Series Field-Programmable

Gate Array (FPGA) family provides a group of high-

density, digital integrated circuits. Their regular,

extendable, ﬂexible, user-programmable array

architecture is composed of a conﬁguration program

store plus three types of conﬁgurable elements: a

perimeter of I/O blocks, a core array of logic blocks,

and resources for interconnection. The general struc-

ture of an FPGA is shown in Figure 1.

The

ORCA

Foundry for ATT3000 Development Sys-

tem provides automatic place and route of netlists.

Logic and timing simulation are available as design

veriﬁcation alternatives. The design editor is used for

interactive design optimization and to compile the

data pattern that represents the conﬁguration pro-

gram.

The FPGA’s user-logic functions and interconnec-

tions are determined by the conﬁguration program

data stored in internal static memory cells. The pro-

gram can be loaded in any of several modes to

accommodate various system requirements. The

program data resides externally in an EEPROM,

EPROM, or ROM on the application circuit board, or

on a ﬂoppy disk or hard disk. On-chip initialization

logic provides for optional automatic loading of pro-

gram data at powerup. A serial conﬁguration PROM

can provide a very simple serial conﬁguration pro-

gram storage.

Xilinx, XC3000,

and

XC3100

are registered trademarks of

Xilinx, Inc.

High performance:

— Up to 270 MHz toggle rates

— 4-input LUT delays <2.7 ns

User-programmable gate arrays

— Unlimited reprogrammability

— Easy design iteration through in-system

logic changes

Flexible array architecture:

— Compatible arrays ranging from 1500 to

6000 gate logic complexity

— Extensive register, combinatorial, and I/O

capabilities

— Low-skew clock nets

— High fan-out signal distribution

— Internal 3-state bus capabilities

— TTL or CMOS input thresholds

— On-chip oscillator ampliﬁer

Standard product availability:

— Low-power 0.55 µm CMOS, static memory

technology

— Pin-for-pin compatible with

Xilinx* XC3000*

and

XC3100*

families

— Cost-effective for volume production

— 100% factory pretested

— Selectable conﬁguration modes

ORCA™

Foundry for ATT3000 Development

System support

All FPGAs processed on a QML-certiﬁed line

Extensive packaging options

Table 1. ATT3000 Series FPGAs

FPGA

ATT3020

ATT3030

ATT3042

ATT3064

ATT3090

Max

Logic

Gates

1,500

2,000

3,000

4,500

6,000

Typical Gate

Range

1,000—1,500

1,500—2,000

2,000—3,000

3,500—4,500

5,000—6,000

Conﬁgurable

Logic

Blocks

100

144

224

320

Array

8x8

10 x 10

12 x 12

16 x 14

20 x 16

User I/Os

Max

120

144

Flip-

Flops

256

360

480

688

928

Horizontal

Long Lines

Conﬁguration

Data Bits

14,779

22,176

30,784

46,064

64,160

Recommended Resources

The internal principle and music circuit of HA12091

LT1111 working principle diagram (b)

Combined circuit diagram with double integrating A, D converter

Autotransformer step-down starting control circuit using redundant contacts of time relay

Application circuit schematic diagram

Single-ended forward converter circuit with RC and diode clamp circuit

How to solve parameterized assignment in Verilog: assign all 0s, assign all 1s, assign all Zs, assign all xs: How to solve the parameterized assignment in Verilog: assign all 0s, assign all 1s, assign all Zs, assign all xs 3 ^, Q6 T: x( H* H6 C www.fpga-design.net7 O2 v2 {0 c0 M6 | Assign all 0s: means all bi...; eeleader FPGA/CPLD

Does anyone have a Jlink or other ARM emulator that is gathering dust? Please support me.: Does anyone have a Jlink or other ARM emulator that is gathering dust? Please support me. Please contact me at 1021352522....; 1021352522 Buy&Sell

Can't see the fat file system in the CF card under WinCE5.0?: I compiled NK.bin with wince5.0 BSP of AMD LX800, and found that I can't see the CF card after entering Wince. Please help me, and I will give you high points. 1. When I start nk.bin with a 3.5-inch l...; mcuwing Embedded System

Data gloves made with accelerometers: Demonstration of data gloves developed based on three-axis acceleration sensors. What are the expected products? Welcome to discuss. . . [flash]http://6.cn/p/tvg2Opt3y2PaKQw6chmSXg.swf[/flash]...; w258wan Sensor

I need help with the schematic diagram or other information of USR-GM3P, or a communication module similar to it.: ...; 51、32小鬼 PCB Design

(Repost) The difference between heap and stack: 1. Preliminary knowledge - memory allocation of the programThe memory occupied by a program compiled by C/C++ is divided into the following parts1. Stack area (stack) - automatically allocated and rel...; zhouning201 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components