EEWORLDEEWORLDEEWORLD

Part Number

Search

SI5345D-B00015-GM

Description
Clock Synthesizer / Jitter Cleaner Low-Jitter, 10-Output, Any Frequency (<350MHz), Any Output, Jitter Attenuator
Categorysemiconductor    Analog mixed-signal IC   
File Size1MB,60 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

SI5345D-B00015-GM Online Shopping

Suppliers Part Number Price MOQ In stock  
SI5345D-B00015-GM - - View Buy Now

SI5345D-B00015-GM Overview

Clock Synthesizer / Jitter Cleaner Low-Jitter, 10-Output, Any Frequency (<350MHz), Any Output, Jitter Attenuator

SI5345D-B00015-GM Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryClock Synthesizer / Jitter Cleaner
PackagingTray
Si5345/44/42 Rev D Data Sheet
10-Channel, Any-Frequency, Any-Output Jitter Attenuator/
Clock Multiplier
These jitter attenuating clock multipliers combine fourth-generation DSPLL
and
MultiSynth
technologies to enable any-frequency clock generation and jitter attenu-
ation for applications requiring the highest level of jitter performance. These devices
are programmable via a serial interface with in-circuit programmable non-volatile
memory (NVM) so they always power up with a known frequency configuration. They
support free-run, synchronous, and holdover modes of operation, and offer both au-
tomatic and manual input clock switching. The loop filter is fully integrated on-chip,
eliminating the risk of noise coupling associated with discrete solutions. Furthermore,
the jitter attenuation bandwidth is digitally programmable, providing jitter perform-
ance optimization at the application level. Programming the Si5345/44/42 is easy
with Silicon Labs’
ClockBuilder Pro
software. Factory preprogrammed devices are
also available.
Applications:
• OTN muxponders and transponders
• 10/40/100 G networking line cards
• GbE/10 GbE/100 GbE Synchronous Ethernet (ITU-T G.8262)
• Carrier Ethernet switches
• SONET/SDH line cards
• Broadcast video
• Test and measurement
• ITU-T G.8262 (SyncE) compliant
KEY FEATURES
• Generates any combination of output
frequencies from any input frequency
• Ultra-low jitter of 90 fs rms
• External Crystal: 25 to 54 MHz
• Input frequency range
• Differential: 8 kHz to 750 MHz
• LVCMOS: 8 kHz to 250 MHz
• Output frequency range
• Differential: 100 Hz to 1028 MHz
• LVCMOS: 100 Hz to 250 MHz
• Meets G.8262 EEC Option 1, 2 (SyncE)
• Highly configurable outputs compatible with
LVDS, LVPECL, LVCMOS, CML, and HCSL
with programmable signal amplitude
• Si5345: 4 input, 10 output, 64-QFN 9×9 mm
• Si5344: 4 input, 4 output, 44-QFN 7×7 mm
• Si5342: 4 input, 2 output, 44-QFN 7×7 mm
XA
OSC
IN0
4 Input
Clocks
IN1
IN2
÷INT
÷INT
÷INT
÷INT
XB
Si5342
MultiSynth
MultiSynth
DSPLL
MultiSynth
MultiSynth
MultiSynth
÷INT
÷INT
÷INT
÷INT
÷INT
÷INT
÷INT
÷INT
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
Si5345
OUT8
OUT9
Si5344
Up to 10
Output Clocks
IN3/FB_IN
Status Flags
I2C / SPI
Status Monitor
Control
NVM
÷INT
÷INT
silabs.com
| Smart. Connected. Energy-friendly.
Rev. 1.1
How to solve the while ((IFG1 & UTXIFG0)==0); stop?
Initialization function: void S_Init() { P6SEL&=~(SCK+SDA+SVCC); //Select P6.3 P6.4 as IO port output, P6.5 input P6DIR|=(SCK+SVCC); P6DIR&=~SDA; BCSCTL1=(XT2OFF+RSEL2); //Turn off XT2, 1MHz DOC DCOCT...
BADBOSS Microcontroller MCU
Top-level modules instantiate a good style
When instantiating the top-level module of Verilog, it is best to annotate the signal input and output, so that it is easy to understand. trn_clk( trn_clk_c ), // I 0 e+ V! r8 j; t1 `3 L.trn_reset_n( ...
eeleader FPGA/CPLD
Application skills/reliability analysis of microcontroller reset circuit
Abstract : This paper summarizes the four widely used single-chip reset circuits, establishes mathematical models for differential and integral reset circuits, and compares their reliability in use. I...
rain MCU
Urgently looking for MSP430 different IO port parallel output problem
I am using the MSP430G2553 microcontroller and am now making a parallel output for a liquid crystal. However, I do not want to use the P1.0 port as the lowest bit output. Instead, I want to use the P2...
鸟人~ Microcontroller MCU
Programming Example Sharing: msp430 Low Power Module
[align=left][color=rgb(0, 0, 0)][backcolor=rgb(246, 251, 255)][font=宋体]#include , 246, 251, 255)][font=宋体]#include "BoardConfig.h"[/font][/backcolor][/color] [color=rgb(0, 0, 0)][backcolor=rgb(246, 25...
Jacktang Microcontroller MCU
vs2005 development environment, how can I solve the problem that the pda program developed in C# language cannot operate the sqlce2.0 database
The PDA program I am working on now is to operate SQL CE 2.0, but the program developed with VS 2005 and C# language seems to be unable to operate it (it can operate 3.0). Now my database cannot be mo...
netflu Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 381  1622  1563  1226  639  8  33  32  25  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号