530CA88M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> 530CA88M0000DGR

530CA88M0000DGR: DescriptionStandard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS); CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

530CA88M0000DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530CA88M0000DGR	-	-	View	Buy Now

530CA88M0000DGR Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

530CA88M0000DGR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
Frequency	88 MHz
Frequency Stability	61.5 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	CMOS
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Box
Current Rating	81 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Z T O

1 . 4 GH

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Fast response circuit b when controlled by transistor

Digital power response controller circuit

HFC5215 "Stop, high voltage danger" language integrated circuit

Feedback resistor control circuit

Micropower timer

15V parallel regulated power supply circuit

9 tips for basic PCB testing: [align=left][color=rgb(62, 62, 62)][font="]When testing PCB boards, we need to pay attention to some details in order to better ensure product quality. When testing PCB boards, we should pay attention...; 菲利盟电子 PCB Design

What is the available amplifier output swing?: [i=s]This post was last edited by dontium on 2015-1-23 11:43[/i][p=16, null, left][color=rgb(51, 51, 51)][font=Arial, Helvetica, sans-serif, 宋体][size=4]You might think that the voltage output swing (V...; wstt Analogue and Mixed Signal

Ask a low-level question about the registry: In platform.reg, there are many syntaxes such as: ; @CESYSGEN IF !CE_MODULES_FW6 "EnablePacketFiltering"=dword:1 ; @CESYSGEN ENDIF. Does the semicolon + @ mean a comment or something else?...; kkkk888 Embedded System

SYN480R-315 wireless receiving chip: SYN480R-315 wireless receiver chip[color=#252525][size=14px]SYN470R is a new generation of single-chip wireless ASK/OOK (ON-OFF Keyed) receiver chip launched by French SYNOXO company, mainly used in t...; Jacktang RF/Wirelessly

I want to ask why my external interrupt timing 50ms frequency measurement does not display? Wow. .: #include #includesbit RS=P2^0; //Register selection bit, define RS bit as P2.0 pin sbit RW=P2^1; //Read/write selection bit, define RW bit as P2.1 pin sbit E=P2^2; //Enable signal bit, define E bit as...; rui631483900 MCU

The average profit margin of the top 100 electronics companies in 2005 was 2.5%, the lowest in five years.: According to the announcement of the Ministry of Information Industry yesterday, the total profit of the top 100 electronic enterprises in 2005 was 23.7 billion yuan, a year-on-year decrease of 29%, a...; rain MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components