530SB1000M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> 530SB1000M00DGR

530SB1000M00DGR: DescriptionStandard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS); CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

530SB1000M00DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530SB1000M00DGR	-	-	View	Buy Now

530SB1000M00DGR Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

530SB1000M00DGR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
Frequency	1000 MHz
Frequency Stability	31.5 PPM
Load Capacitance	15 pF
Operating Supply Voltage	2.5 V
Supply Voltage - Min	2.25 V
Supply Voltage - Max	2.75 V
Output Format	LVDS
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Box
Current Rating	90 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Z T O

1 . 4 GH

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Two capacitor three-point oscillation circuit diagram

Internal cubic block diagram of switching power supply integrated circuit 5M0269R

Transistor NOR gate circuit

High precision linear amplifier circuit

555 monostable mode working principle

Please tell me about GPIO speed: Hello everyone, I recently used the GPIO port to transmit data and found that the ARM gpio speed seems to be very slow. Is there any way to increase its clock speed? ? ?...; cearmce Embedded System

Freescale i.MX series processors create new smart cars: [i=s]This post was last edited by dontium on 2015-1-23 12:41[/i] Over the past 100 years, cars have evolved from a means of transportation to a continuation of living and entertainment space. As cars ...; 上海皇华 Analogue and Mixed Signal

PPPoE dial-up problem under WinCE 6.0: I am currently developing industry application software on the CE6 of the ARM11 board, which involves the PPPoE dial-up process based on Wifi (GSPI8686). I found that I could not dial up no matter wha...; lgqfcg Embedded System

Can a thread be created in a driver?: Can threads be created in a driver? Can user threads be created by linking a driver to a win32 program?...; lyb358 Embedded System

Analysis of cosmic ray damage to automotive electronic systems: Imagine this: You're driving down the highway at 75 miles per hour, listening to Steve Miller's Greatest Hits in your 2006 new car. Suddenly, the engine management system or stability control system f...; frozenviolet Automotive Electronics

Strange error in IDE: data 16 timing: 0. 100. 0RAM ; 100M tri-state bridge: default. PIO_led: 8-bit PIO_SWITCH: 8-bit IDE program : #include "system.h" #include "altera_avalon_pio_regs.h" #include "alt_types.h" int main ()...; eeleader FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components