EEWORLDEEWORLDEEWORLD

Part Number

Search

805J250821MCBE03

Description
Feed Through Capacitor, 1 Function(s), 25V, EIA STD PACKAGE SIZE 0603, CERAMIC PACKAGE-3
Categoryfilter   
File Size193KB,4 Pages
ManufacturerSyfer
Environmental Compliance  
Download Datasheet Parametric View All

805J250821MCBE03 Overview

Feed Through Capacitor, 1 Function(s), 25V, EIA STD PACKAGE SIZE 0603, CERAMIC PACKAGE-3

805J250821MCBE03 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSyfer
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance820 µF
filter typeFEED THROUGH CAPACITOR
high1 mm
Minimum insulation resistance10000 MΩ
JESD-609 codee3
length2 mm
Manufacturer's serial numberBLC
Installation typeSURFACE MOUNT
Number of functions1
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
method of packingBULK
physical sizeL2.0XB1.25XH1.0 (mm)/L0.079XB0.049XH0.039 (inch)
Rated voltage25 V
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Base Number Matches1
Integrated
Passive Components
Balanced Line EMI Chip
BLC
The Syfer Balanced Line Chip is a 3 terminal EMI chip device. The
revolutionary design provides simultaneous line-to-line and line-to-
ground filtering, using a single ceramic chip. In this way, differential
and common mode filtering are provided in one device. Capable of
replacing 2 or more conventional devices, it is ideal for balanced lines,
twisted pairs and dc motors, in automotive, audio, sensor and other
applications.
These filters can prove invaluable in meeting stringent EMC demands
particularly in automotive applications.
Specifications
Dielectric
Electrical Configuration
Capacitance Measurement
Typical Capacitance Matching
Temperature Rating
Dielectric Withstand Volage
Insulation Resistance
Termination Material
X7R or C0G
Multiple capacitance
At 1000hr point
Better than 5%
-55°C to 125°C
2.5 x Rated Volts for 5 secs.
Charging current limited to 50mA Max.
10,000 Mohms Min
Nickel Barrier
L
T
Advantages
Replaces 2 or 3 capacitors with one device
Matched capacitance line to ground on both lines
Low inductance due to cancellation effect
Capacitance line to line
Differential and common mode attenuation
Effects of temperature and voltage variation eliminated
Effect of ageing equal on both lines
High current capability
W
L1
L2
INPUT 1
A
C1
GROUND
C1
C2
A
Applications
Balanced lines
Twisted pairs
EMI Suppression on DC motors
Sensor/transducer applications
Wireless communications
Audio
INPUT 2
B
B
Chip
Size
0603*
0805
1206
1410
1812
2220
L
1.6±0.2 (0.063±0.008)
2.0±0.3 (0.08±0.012)
3.2±0.3 (0.126±0.012)
3.6±0.3 (0.14±0.012)
4.5±0.35 (0.18±0.14)
5.7±0.4 (0.22±0.016)
W
0.8±0.2 (0.03±0.008)
1.25±0.2 (0.05±0.008)
1.60±0.2 (0.063±0.008)
2.5±0.3 (0.1±0.012)
3.2±0.3 (0.126±0.012)
5.0±0.4 (0.2±0.016)
T
0.5±0.15 (0.02±0.006)
1.0±0.15 (0.04±0.006)
1.1±0.2 (0.43±0.008)
2 max. (0.08 max.)
2 max. (0.08 max.)
2.5 max. (0.1 max.)
L1
0.3±0.2 (0.012±0.008)
0.5±0.25 (0.02±0.01)
0.95±0.3 (0.037±0.012)
1.20±0.3 (0.047±0.012)
1.5±0.35 (0.6±0.14)
2.25±0.4 (0.09±0.016)
L2
0.2±0.1 (0.008±0.004)
0.3±0.15 (0.012±0.006)
0.5±0.25 (0.02±0.01)
0.5±0.25 (0.02±0.01)
0.5±0.25 (0.02±0.01)
0.75±0.25 (0.03±0.01)
Recommended Solder Lands
B
C
A
Insertion Loss Characteristics (common mode)
Typical 50 ohm system
80
220nF
4.7nF
2.2nF
1nF
470pF
220pF
100pF
47pF
22pF
100nF
47nF
22nF
40
10nF
D
Chip Size
0603*
0805
1206
1410
1812
2220
A
0.6 (0.024)
0.95 (0.037)
1.2 (0.047)
2.05 (0.08)
2.65 (0.104)
4.15 (0.163)
Dimensions
B
0.6 (0.024)
0.9 (0.035)
0.9 (0.035)
1.0 (0.04)
1.4 (0.055)
1.4 (0.055)
mm (inches)
C
D
0.4 (0.016) 0.2 (0.008)
0.3 (0.012) 0.4 (0.016)
0.6 (0.024) 0.8 (0.03)
0.7 (0.028) 0.9 (0.035)
0.8 (0.03) 1.4 (0.055)
1.2 (0.047) 1.8 (0.071)
Insertion Loss (dB)
60
20
0
0.1
1
10
100
1000
Frequency (MHz)
notes
1. For details of ordering see page 62
2. For soldering and installation information see page 69
*
The 0603 chip size is a development item that will be available during the life
of this catalogue. All technical information should be considered provisional
and subject to change.
59
EEWORLD University Hall----Using Stratix V FPGA, removing external compensation components and reducing system costs
Using Stratix V FPGA, removing external compensation components and reducing system cost : https://training.eeworld.com.cn/course/2135Using Stratix V FPGAs, external compensation components are elimin...
chenyy FPGA/CPLD
Methods to prevent ESD in PCB design
Static electricity from the human body, the environment, and even inside electronic devices can cause various damages to delicate semiconductor chips, such as penetrating the thin insulation layer ins...
ESD技术咨询 PCB Design
Circuit common sense concept 6--MOS tube and simple CMOS logic gate circuit schematic diagram
[p=25, null, left][font=Tahoma,][color=#4e4e4e][font=Arial, Helvetica, simsun, u5b8bu4f53]Modern single-chip microcomputers are mainly made using CMOS technology. [/font][/color][/font][/p][p=25, null...
qinkaiabc Power technology
TI Digital Power Control Solutions
[b][size=4][/size][/b]...
qwqwqw2088 Analogue and Mixed Signal
Please explain the principle of this boost circuit
[i=s]This post was last edited by kal9623287 on 2022-7-8 11:19[/i]Can the following circuit diagram achieve 5V boost to 12V?What is the principle? Please analyze it for me....
kal9623287 Power technology
[Atmel SAM R21 Creative Competition Weekly Plan] + IAR develops the first SAM R21 project
IAR developed the first project of SAM R21[/font][/align][align=left] [/align][align=left] [/align][table] [tr][td=121][align=center][align=left]Document number[color=rgb(0,0,255)][font=仿宋_GB2312][siz...
mars4zhu Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2841  1264  158  1271  651  58  26  4  14  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号