EEWORLDEEWORLDEEWORLD

Part Number

Search

533GAFREQDGR

Description
CMOS Output Clock Oscillator, 10MHz Min, 160MHz Max, ROHS COMPLIANT PACKAGE-6
Categoryoscillator   
File Size225KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

533GAFREQDGR Overview

CMOS Output Clock Oscillator, 10MHz Min, 160MHz Max, ROHS COMPLIANT PACKAGE-6

533GAFREQDGR Parametric

Parameter NameAttribute value
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRISTATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
maximum descent time1 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
Manufacturer's serial numberSI533
Installation featuresSURFACE MOUNT
Maximum operating frequency160 MHz
Minimum operating frequency10 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size7.0mm x 5.0mm x 0.6mm
longest rise time1 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Base Number Matches1
Si533
R
EVISION
D
D
U A L
F
R E Q U E N C Y
C
R Y S TA L
O
S C I L L A T O R
(XO )
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
2 selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Pin 1 output enable (OE)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
SONET/SDH
Networking
SD/HD video
Clock and data recovery
FPGA/ASIC clock generation
Ordering Information:
See page 7.
Description
The Si533 dual frequency XO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a low jitter clock at high frequencies. The Si533
is available with any-rate output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz. Unlike a traditional XO, where a different crystal is
required for each output frequency, the Si533 uses one fixed crystal to
provide a wide range of output frequencies. This IC based approach allows
the crystal resonator to provide exceptional frequency stability and reliability.
In addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low jitter clocks in noisy environments
typically found in communication systems. The Si533 IC based XO is factory
configurable for a wide variety of user specifications including frequency,
supply voltage, output format, and temperature stability. Specific
configurations are factory programmed at time of shipment, thereby
eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 6.
(Top View)
OE
FS
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
LVDS/LVPECL/CML
Functional Block Diagram
V
DD
CLK– CLK+
OE
FS
1
2
3
CMOS
6
5
4
V
DD
NC
CLK+
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL®
Clock
Synthesis
GND
OE
FS
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si533
PIC16F1823 Program Example ADC+UART
PIC16F1823 program example ADC+UART, if you don't have money, add me on QQ. I'll send it to you. [[i] This post was last edited by QQ175744595 on 2012-2-3 10:52 [/i]]...
QQ175744595 Microchip MCU
Programming a simple computer using a single-chip development board
Use the matrix keyboard and digital tube on the single-chip development board to program a simple calculator...
clh2738320076 MCU
What are the issues with connecting STM32's I/O logic levels to other IC's logic levels?
Generally, the logic level of the main control IC is 3.3V and 0V. If the peripheral IC needs to be controlled, some of them need to use low-power devices, that is, 3.3V powered devices. However, since...
heater stm32/stm8
6Related research on lowpan wireless network platform
I have always wanted to play around with IEEE-802.15.4 chips. I played around with Zigbee many years ago, but basically I just modified the official code to build a mesh network. I didn't continue to ...
lyzhangxiang RF/Wirelessly
invalid data received
When using signaltap, I get an error message "Invalid data received". What is the reason? Can anyone explain it to me? How can I solve it?...
白丁 FPGA/CPLD
Where can I find an introduction to embedded LINUX? (audio or video)
Where can I find an introduction to embedded LINUX? (audio or video)...
XATYS Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2091  2006  1649  1701  1662  43  41  34  35  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号