534PAFREQBG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 534PAFREQBG

534PAFREQBG: DescriptionCMOS Output Clock Oscillator, 10MHz Min, 1400MHz Max; Categoryoscillator; File Size3MB，47 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

534PAFREQBG Overview

CMOS Output Clock Oscillator, 10MHz Min, 1400MHz Max

534PAFREQBG Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAYS
maximum descent time	1 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
Manufacturer's serial number	SI534
Installation features	SURFACE MOUNT
Maximum operating frequency	1400 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
Output load	15 pF
physical size	6.30mm x 4.50mm x 1.85mm
longest rise time	1 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Base Number Matches	1

Preview

Download Datasheet

View All

Si534

U A D

R E Q U E N C Y

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

Four selectable output frequencies

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

FS[1]

GND

FS[0]

Description

The Si534 quad frequency XO utilizes Silicon Laboratories’ advanced

DSPLL

circuitry to provide a low jitter clock at high frequencies. The Si534

is available with any-rate output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is

required for each output frequency, the Si534 uses one fixed crystal to

provide a wide range of output frequencies. This IC based approach allows

the crystal resonator to provide exceptional frequency stability and reliability.

In addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low jitter clocks in noisy environments

typically found in communication systems. The Si534 IC-based XO is factory

configurable for a wide variety of user specifications including frequency,

supply voltage, output format, and temperature stability. Specific

configurations are factory programmed at time of shipment, thereby

eliminating long lead times associated with custom oscillators.

CLK–

CLK+

(LVDS/LVPECL/CML)

FS[1]

GND

FS[0]

Functional Block Diagram

CLK– CLK+

CLK

FS[1]

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

FS[0]

(CMOS)

GND

Rev. 1.0 7/06

Si534

Recommended Resources

Agricultural spraying and insecticide control circuit

Lithium battery charger circuit diagram

Thermocouple temperature measurement circuit with small scale

16-select-1 video switching circuit schematic diagram

Novel FM receiver circuit

Computer motherboard circuit diagram 430TX_20

Help --MSP430 I2C problem: I need help. I am a newbie using MEMS gyro for the first time. I am using MSP4305310 plus MPU3050 (I2C communication) and MSP430 hardware I2C module. The problem is that after reset, I use an oscillos...; xyliaa Microcontroller MCU

CAPFIFO readings are always incorrect: [i=s] This post was last edited by dontium on 2015-1-23 13:18 [/i] My program may not have the settings there correctly. I use capfifo to measure the speed, but the numbers read from capfifo are alway...; betopelec Analogue and Mixed Signal

Show the WEBENCH design process + dual-channel motor drive power supply design: [postbg]bg3.png[/postbg][font=Mingliu][size=5] Due to control requirements, two DC brushless motors are required, and the driving capacity of each motor is not less than 10W. Support PWM control, the ...; 电子微创意 Analogue and Mixed Signal

Looking for a confidant in embedded real-time operating system design for the 2009 Qilu Software Competition: The topic of the 2009 Qilu Software Competition is Embedded Real-Time Operating System Design. If anyone else has applied for this topic, please discuss it with me. My QQ: dyp@qq.com, I use the email ...; liqingwu123456 Embedded System

Texas Instruments introduces Hercules LaunchPad: [p=20, null, left][color=rgb(73, 73, 73)][font=Verdana, sans-serif][size=12px][color=#FF8000][backcolor=white]Latest product expands TI LaunchPad ecosystem, offering a low-cost development tool for ea...; maylove Microcontroller MCU

Functional simulation problems and solutions of Xilinx VHDL model IP core in Modelsim: Some Xilinx IP cores only provide VHDL behavior models. In this case, if the preferred language set in ISE is Verilog, an error will be encountered during functional simulation, prompting that the rel...; dxgsghg FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components