530AA1113M00BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530AA1113M00BG

530AA1113M00BG: DescriptionLVPECL Output Clock Oscillator, 1113MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA1113M00BG Overview

LVPECL Output Clock Oscillator, 1113MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA1113M00BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1113 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Circuit a using bidirectional thyristor speed regulation

LA3160 audio IC circuit

α-ray application detection circuit

Precision divide-by-2 circuit

Nickel-cadmium battery life extension circuit

555 bean sprout automatic watering controller circuit

How to make the application interface display on the specified graphics card?: There are two graphics cards connected to the machine. One is the original graphics card, which displays the Windows XP operating interface. The other graphics card can read and write its video memory...; rainword Embedded System

SIEMENS LOGO! 230RC Manual: The LOGO! manual provides you with information on creating circuit programs, installing and using the new LOGO! OBA5 series and its expansion modules , as well as compatibility with its earlier produc...; ykcx521 Industrial Control Electronics

Question + sensor DIY What are you going to do with your mobile phone?: What are you going to do with your mobile phone? Or use something else to replace it? How to complete this DIY? The hardware part is still familiar to everyone, but what about the software part? Ask f...; Sur Wireless Connectivity

Circuit Diagram 15-Analysis of the Principle of DC Regulated Power Supply Circuit: [i=s] This post was last edited by tiankai001 on 2018-2-11 15:08 [/i] [b]1. Parallel DC regulated power supply [/b][align=left][color=rgb(34, 34, 34)][font="]Working principle: The figure below shows ...; tiankai001 Integrated technical exchanges

How to enter engineering detection mode on an Android phone? Why can't my phone do that?: [color=rgb(50, 62, 50)][backcolor=rgb(220, 236, 204)][font=Verdana, 宋体, sans-serif][size=12px][b]How to enter engineering detection mode on android phone[/b][/size][/font][/backcolor][/color] [color=r...; Wince.Android Embedded System

I would like to ask you a question about ARM image files. Please give me some advice.: I don't quite understand what the Idx column in the Memory map of the Image file means, and what role does it play in the image file? Please help! !...; kkkk888 ARM Technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components