530JB37M0000BGR datasheet, PDF

Datasheet> All Categories > oscillator> 530JB37M0000BGR

530JB37M0000BGR: DescriptionCMOS Output Clock Oscillator, 37MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530JB37M0000BGR Overview

CMOS Output Clock Oscillator, 37MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530JB37M0000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	37 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

STK0059 power amplifier circuit diagram

RGB recognition circuit diagram

Delay pulse generator circuit diagram

Voltage controlled nonlinear function generator circuit diagram

Pulse delay controller circuit diagram

Help opening electronic lock, waiting online: The lock is controlled by high voltage. The teacher said that his transformer connected to the lock can open the lock. Control commands are sent through the serial port to control a component to gener...; hawkjay Embedded System

D91 Decoder: D91 European car decoder 　　■ BMW system BMW card V3.50, to 2002, all models of engine, electronic automatic transmission, ABS, airbags, (ASC), 4-8 airbags (SRS), EML electronic throttle control and ot...; frozenviolet Automotive Electronics

How to make a software watchdog in Nios? Ask for code: How to make a software watchdog in Nios? I want code and explanation on how to initialize, feed the watchdog, set the interrupt cycle, etc. What are the special settings in SOPC? Feed the watchdog at ...; justsee Embedded System

[Transfer] ECG acquisition design, with source code. For your reference (msp430): [i=s] This post was last edited by Sino on 2015-3-3 22:04 [/i] Newbie reporting in, bringing some information to everyone...; Sino Microcontroller MCU

High-speed and high-precision motion controller using DSP+FPGADSP+FPGA: Digital signal processors have efficient numerical computing capabilities and can provide a good development environment, while programmable logic devices have highly flexible configurability. This ar...; Aguilera DSP and ARM Processors

How to download files from PC to WinCE via programming?: As the title says, the wince image has been downloaded, how can I download files to the wince end, through any channel, such as serial port, network port, USB port, etc. Please help, thank you...; mamh Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components