531PA84M0000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531PA84M0000BG

531PA84M0000BG: DescriptionCMOS Output Clock Oscillator, 84MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531PA84M0000BG Overview

CMOS Output Clock Oscillator, 84MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531PA84M0000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	84 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Temperature control interface circuit

TA7366,67 five-lamp single driver circuit

Integrated op amp tone control circuit

Transistor NOT gate circuit

LA4498 audio IC amplifier circuit diagram

Delay circuit using operational amplifier 2

How to implement asynchronous serial communication of MSP430f135? Please give me some advice!!!: How to implement asynchronous serial communication of MSP430f135? Please give me some advice!!!...; 叶子。。。 Microcontroller MCU

Ask a question about driving LED: I use the PWM output of the microcontroller to drive two LEDs alternately, because I don't want to use DA. One of the LEDs requires a voltage of 2.4V to light up, and the other requires 1.5V. How can ...; beijilang5 Embedded System

The circuit exploded, haha: Today, a customer came from Japan and brought a circuit board to Shenzhen for debugging. I looked at the circuit diagram and saw that the ground of the 5V power supply and the 220V are the same ground...; jxb01033016 Talking

Is the clock constraint hold of ispLEVER handled the same as that of xilinx?: In the tutorial of ispLEVER , there is no instruction on how to deal with the clock constraint hold in the spreadsheet . It is always blank. Question: 1/ Is the clock constraint hold of ispLEVER handl...; eeleader FPGA/CPLD

How to use VS2005 to develop applications running on winCE5.0: How to use VS2005 to develop applications running on winCE5.0...; zjl2050 Embedded System

Help solve vhdl:quartus7.2 problem encountered when running if..genarate: 本人在quartus7.2运行如下vhdl代码： library ieee;use ieee.std_logic_1164.all;entity shift isgeneric (len:integer);port(a,clk:in std_logic;b:out std_logic);end shift;architecture behav of shift iscomponent dffpor...; kittenqq Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components