EEWORLDEEWORLDEEWORLD

Part Number

Search

514KBCXXXXXXBAG

Description
Clock Generator, 125MHz, CMOS, PDSO6, 3.20 X 5 MM, ROHS COMPLIANT PACKAGE-6
CategoryMicrocontrollers and processors    The clock generator   
File Size268KB,32 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

514KBCXXXXXXBAG Overview

Clock Generator, 125MHz, CMOS, PDSO6, 3.20 X 5 MM, ROHS COMPLIANT PACKAGE-6

514KBCXXXXXXBAG Parametric

Parameter NameAttribute value
MakerSilicon Laboratories Inc
Parts packaging codeSOIC
package instructionLSON,
Contacts6
Reach Compliance Codeunknown
ECCN codeEAR99
JESD-30 codeR-PDSO-N6
length5 mm
Number of terminals6
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency125 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeLSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE, LOW PROFILE
Certification statusNot Qualified
Maximum seat height1.28 mm
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
width3.2 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
Si514
A
N Y
-F
REQUENCY
I
2
C P
R OG R A MM A B L E
X O ( 1 0 0 k H
Z
Features
TO
250 M H
Z
)
Programmable to any frequency
from 100 kHz to 250 MHz
0.026 ppb frequency tuning
resolution
Glitch suppression on OE, power
on and frequency transitions
1 ps phase jitter (rms, max)
2- to 4-week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO for power supply
noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Industry standard 5 x 7 and
3.2 x 5 mm packages
–40 to 85
o
C operation
Si5602
Ordering Information:
See page 25.
Pin Assignments:
See page 24.
Applications
All-digital PLLs
DAC+ VCXO replacement
SONET/SDH/OTN
3G-SDI/HD-SDI/SDI
Datacom
Industrial automation
FPGA/ASIC clock generation
FPGA synchronization
SDA
SCL
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Description
The Si514 user-programmable I
2
C XO utilizes Silicon Laboratories' advanced PLL
technology to provide any frequency from 100 kHz to 250 MHz with programming
resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and
Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this
range using simple I
2
C commands. Ultra-fine tuning resolution replaces DACs and
VCXOs with an all-digital PLL solution that improves performance where
synchronization is necessary or in free-running reference clock applications. This
solution provides superior supply noise rejection, simplifying low jitter clock
generation in noisy environments. Crystal ESR and DLD are individually
production-tested to guarantee performance and enhance reliability.
The Si514 is factory-configurable for a wide variety of user specifications, including
startup frequency, I
2
C address, supply voltage, output format, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long lead
times and non-recurring engineering charges associated with custom frequency
oscillators.
Functional Block Diagram
Preliminary Rev. 0.9 3/11
Copyright © 2011 by Silicon Laboratories
Si514
Microstrip transmission line impedance matching engineering example
Abstract : In high-frequency circuits, how to efficiently transmit power is an important consideration. Due to the internal circuit characteristics, the input and output impedance of the high-frequenc...
btty038 RF/Wirelessly
Portable health monitor for the elderly
Portable health monitor for the elderly1. Introduction Name: Portable health monitor for the elderly Function introduction: This design uses RSL10-002GEVB board as the main board, RSL10-SENSE-DB-GEVK ...
物联创客 onsemi and Avnet IoT Innovation Design Competition
Laser diode module testing (Part 2)
Inflection point test / linearity test This test verifies the proportional relationship between the drive current IF and the output light intensity L shown in Figure 1. The drive current IF and the ou...
Jack_ma Test/Measurement
Preventing FPGA Design Piracy: Cost-effective Authentication Solution Effectively Protects SRAM-Based FPGA Design IP
Over the past 20 years, FPGAs (field programmable gate arrays) have evolved from prototyping tools to flexible solutions for consumer and industrial applications. As FPGA logic complexity has increase...
eeleader FPGA/CPLD
Looking for information on active crystal oscillators
Does anyone know about active crystal oscillators and voltage-controlled crystal oscillators? Please tell me the circuit connection around active crystal oscillators and how much voltage they output; ...
heningbo Analog electronics
[Repost] My Journey into Embedded Systems
The topic of prefaceis very big, which makes people feel that I seem to be very successful, but it is not true. In fact, my level is not high, or even very low, but I have gone through some twists and...
liqin3004 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2777  2836  1587  2513  530  56  58  32  51  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号