EEWORLDEEWORLDEEWORLD

Part Number

Search

530EA143M000BGR

Description
LVPECL Output Clock Oscillator, 143MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530EA143M000BGR Overview

LVPECL Output Clock Oscillator, 143MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EA143M000BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency143 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
[Zephyr] Getting Started: Choosing a Development Board
[i=s]This post was last edited by tidyjiang8 on 2017-1-19 11:06[/i] [align=center][size=6][b]Zephyr Getting Started: Choosing a Development Board[/b][/size] [/align] Although my previous idea was to i...
tidyjiang8 Real-time operating system RTOS
Beginner's questions about embedded systems
I have just started to learn embedded systems and I feel that the leap is huge. Some start with hardware design and use assembly and C to program a single-chip microcomputer. Some very complex hardwar...
SUMIDAsz Embedded System
Regarding the problem of learning bus-type external resources (such as 1302 clock chip), please help me! ! !
I don't have any C language foundation. I learned microcontrollers by myself out of interest. According to the timing diagram of 1302 and my own understanding, I wrote the following program. Please he...
流氓小哥 51mcu
About Sobel Algorithm
1. This is a discrete convolution algorithm. Since digital images are represented in the form of discrete pixels, the essence of digital image processing is the processing of discrete numbers.2. The s...
zxopenljx FPGA/CPLD
A brief introduction to the use of TPS55340
The TPS55340 is a monolithic synchronous switching regulator with integrated 5-A, 40-V power switch. It can be configured in several standard switching regulator topologies, including boost, SEPIC and...
qwqwqw2088 Analogue and Mixed Signal
What is the best engineer like?
Let’s talk about what your ideal engineer looks like....
benlyee Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2190  2214  1877  2296  128  45  38  47  3  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号