531AB987M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531AB987M000BG

531AB987M000BG: DescriptionLVPECL Output Clock Oscillator, 987MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AB987M000BG Overview

LVPECL Output Clock Oscillator, 987MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB987M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	987 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

High frequency filter circuit

Hotline ignition motivator

Ant SDR-63 electronic disinfection cabinet circuit diagram

50g circuit self-test circuit

555 simple mains automatic voltage regulator circuit

Star multi-branch parallel three-phase motor winding open circuit inspection circuit

Very useful record for beginners: PCB design records for beginners and those who benefit from it...; r881219 PCB Design

About the problem of 89c51 interrupt not responding: I am a newbie who has just come into contact with 89c51. I wrote the following code, but the interrupt does not respond. I input a square wave signal to INT0, and this block is 16-bit addressing, whic...; xuliqun Embedded System

I would like to ask about the calculation of the duty cycle of UC2843 or UC3843: The following block diagram is the internal block diagram of the UC2843 chip. Now I would like to ask about the calculation formula of feedback voltage, feedback current and output duty cycle. The man...; hfutdsplab Analogue and Mixed Signal

Do WinCE driver engineers really have to write their own drivers or do they mostly port them?: Do WinCE driver engineers really have to write their own drivers or do they mostly port them?...; yanlei8158 Embedded System

Power supply voltage drop problem: I am going to take over a water treatment project. During the preparation, I have been dealing with a small problem: power supply voltage reduction. Previously, I have always used a small transformer,...; Aguilera Energy Infrastructure?

Show the WEBENCH design process + Arria series 10AT090 power drive circuit design: Requirements: Input, 14 to 22V Output: [size=14px]# Name VLoad ILoad Description[/size] 1. LOAD #1 3.3 V 0.5 A VoutRipple=10% 2. LOAD #2 5 V 0.5 A VoutRipple=10% 3 . VCC 0.9 V 41.304 A VoutRipple=10% ...; youzizhile Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components