5962-9952302QZX datasheet, PDF

Datasheet> All Categories > Programmable logic> Programmable logic devices> 5962-9952302QZX

5962-9952302QZX: DescriptionEE PLD, 10ns, CMOS, CQFP160, CERAMIC, QFP-160; CategoryProgrammable logic Programmable logic devices; File Size2MB，64 Pages; ManufacturerCypress Semiconductor

Download Datasheet Parametric View All

5962-9952302QZX Overview

EE PLD, 10ns, CMOS, CQFP160, CERAMIC, QFP-160

5962-9952302QZX Parametric

Parameter Name	Attribute value
Maker	Cypress Semiconductor
Parts packaging code	QFP
package instruction	QFP,
Contacts	160
Reach Compliance Code	compliant
ECCN code	3A001.A.2.C
maximum clock frequency	83 MHz
JESD-30 code	S-CQFP-G160
length	28 mm
Dedicated input times	1
Number of I/O lines	133
Number of terminals	160
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	1 DEDICATED INPUTS, 133 I/O
Output function	MACROCELL
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFP
Package shape	SQUARE
Package form	FLATPACK
Programmable logic type	EE PLD
propagation delay	10 ns
Certification status	Qualified
Filter level	MIL-PRF-38535 Class Q
Maximum seat height	2.79 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
width	28 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Ultra37000 CPLD Family

5V, 3.3V, ISR™ High-Performance CPLDs

Features

• In-System Reprogrammable™ (ISR™) CMOS CPLDs

— JTAG interface for reconfigurability

— Design changes do not cause pinout changes

— Design changes do not cause timing changes

• High density

— 32 to 512 macrocells

— 32 to 264 I/O pins

— Five dedicated inputs including four clock pins

• Simple timing model

— No fanout delays

— No expander delays

— No dedicated vs. I/O pin delays

— No additional delay through PIM

— No penalty for using full 16 product terms

— No delay for steering or sharing product terms

• 3.3V and 5V versions

• PCI-compatible

[1]

• Programmable bus-hold capabilities on all I/Os

• Intelligent product term allocator provides:

— 0 to 16 product terms to any macrocell

— Product term steering on an individual basis

— Product term sharing among local macrocells

• Flexible clocking

— Four synchronous clocks per device

— Product term clocking

— Clock polarity control per logic block

• Consistent package/pinout offering across all densities

— Simplifies design migration

— Same pinout for 3.3V and 5.0V devices

• Packages

— 44 to 400 leads in PLCC, CLCC, PQFP, TQFP, CQFP,

BGA, and Fine-Pitch BGA packages

— Lead (Pb)-free packages available

Note:

1. Due to the 5V-tolerant nature of 3.3V device I/Os, the I/Os are not clamped to V

, PCI V

= 2V.

General Description

The Ultra37000™ family of CMOS CPLDs provides a range of

high-density programmable logic solutions with unparalleled

system performance. The Ultra37000 family is designed to

bring the flexibility, ease of use, and performance of the 22V10

to high-density CPLDs. The architecture is based on a number

of logic blocks that are connected by a Programmable Inter-

connect Matrix (PIM). Each logic block features its own

product term array, product term allocator, and 16 macrocells.

The PIM distributes signals from the logic block outputs and all

input pins to the logic block inputs.

All of the Ultra37000 devices are electrically erasable and

In-System Reprogrammable (ISR), which simplifies both

design and manufacturing flows, thereby reducing costs. The

ISR feature provides the ability to reconfigure the devices

without having design changes cause pinout or timing

changes. The Cypress ISR function is implemented through a

JTAG-compliant serial interface. Data is shifted in and out

through the TDI and TDO pins, respectively. Because of the

superior routability and simple timing model of the Ultra37000

devices, ISR allows users to change existing logic designs

while simultaneously fixing pinout assignments and

maintaining system performance.

The entire family features JTAG for ISR and boundary scan,

and is compatible with the PCI Local Bus specification,

meeting the electrical and timing requirements. The

Ultra37000 family features user programmable bus-hold

capabilities on all I/Os.

Ultra37000 5.0V Devices

The Ultra37000 devices operate with a 5V supply and can

support 5V or 3.3V I/O levels. V

CCO

connections provide the

capability of interfacing to either a 5V or 3.3V bus. By

connecting the V

CCO

pins to 5V the user insures 5V TTL levels

on the outputs. If V

CCO

is connected to 3.3V the output levels

meet 3.3V JEDEC standard CMOS levels and are 5V tolerant.

These devices require 5V ISR programming.

Ultra37000V 3.3V Devices

Devices operating with a 3.3V supply require 3.3V on all V

CCO

pins, reducing the device’s power consumption. These

devices support 3.3V JEDEC standard CMOS output levels,

and are 5V-tolerant. These devices allow 3.3V ISR

programming.

Cypress Semiconductor Corporation

Document #: 38-03007 Rev. *E

•

3901 North First Street

•

San Jose

CA 95134

•

408-943-2600

Revised March 7, 2004

Recommended Resources

Analysis of the principles of Zener diode circuit and Zener diode voltage stabilization circuit

Pulse signal generating circuit b

KA2213 audio IC circuit

Basic circuit diagram of current expansion circuit

Solenoid water valve automatic controller circuit diagram

Electrical appliance password controller circuit

It's fate: I am studying electromechanical engineering. I want a graduation project on serial communication design and analysis between PCs. I wonder if there is one. If there is, please help me. Thank you for y...; lbxz520 MCU

WinCE 5.0 power consumption problem: How much current does your system consume when it is working normally? Please briefly describe your hardware configuration and how to reduce power consumption~! How much current does it consume in idl...; holiday Embedded System

Problems with SMS modem data transmission: When sending data, if the modem has just been powered on, the first transmission is always unsuccessful, but the second transmission is successful. I would like to know the reason and solution. Thank ...; 肯清 Embedded System

I recently drew a 4-layer board and I hope you can give me some advice.: ...; lingouapple PCB Design

ALTERA FPGA-based low-latency QDR2 RAM controller solution: QDR2 RAM is a special structure of SRAM. Its read and write ports are separated and there are two sets of read and write data buses. The address is shared by read and write. For QDR2 RAM with a burst ...; dai189 ARM Technology

About data structure transmission in serial communication!: Consider a question! I want to transfer a Struct data from MSP430 to PC or other chips. How should I organize it? Because MSP430 transfers data one byte at a time, generally speaking, a temporary arra...; wuyanyanke Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components