EEWORLDEEWORLDEEWORLD

Part Number

Search

531FC945M000DGR

Description
LVDS Output Clock Oscillator, 10MHz Min, 945MHz Max, 945MHz Nom, ROHS COMPLIANT PACKAGE-6
CategoryPassive components    oscillator   
File Size2MB,26 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531FC945M000DGR Overview

LVDS Output Clock Oscillator, 10MHz Min, 945MHz Max, 945MHz Nom, ROHS COMPLIANT PACKAGE-6

531FC945M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionDILCC6,.2
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial numberSI531
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency945 MHz
Minimum operating frequency10 MHz
Nominal operating frequency945 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply2.5 V
Certification statusNot Qualified
longest rise time0.35 ns
Maximum slew rate98 mA
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i531 6
P
RECISION
C
LOCK
J
ITTER
A
TTENUATOR
Features
Fixed frequency jitter attenuator
with selectable clock ranges at
19, 38, 77, 155, 311, and
622 MHz (710 MHz max)
Support for SONET, 10GbE,
10GFC, and corresponding FEC
rates
Ultra-low jitter clock output with
jitter generation as low as
0.3 ps
RMS
(50 kHz–80 MHz)
Integrated loop filter with
selectable loop bandwidth
(100 Hz–7.9 kHz)
Meets OC-192 GR-253-CORE
jitter specifications
Dual clock inputs with integrated
clock select mux
One clock input can be 1x, 4x, or
32x the frequency of the second
clock input
Single clock output with
selectable signal format:
LVPECL, LVDS, CML, CMOS
LOL, LOS alarm outputs
Pin programmable settings
On-chip voltage regulator for 1.8
±5%, 2.5 ±10%, or 3.3 V ±10%
operation
Small size (6 x 6 mm 36-lead
QFN)
Pb-free, RoHS compliant
Ordering Information:
See page 20.
Pin Assignments
Si5316
Applications
Optical modules
SONET/SDH OC-48/OC-192/
STM-16/STM-64 line cards
10GbE, 10GFC line cards
ITU G.709 line cards
Wireless basestations
Test and measurement
Synchronous Ethernet
Description
The Si5316 is a low jitter, precision jitter attenuator for high-speed
communication systems, including OC-48, OC-192, 10G Ethernet, and
10G Fibre Channel. The Si5316 accepts dual clock inputs in the 19, 38,
77, 155, 311, or 622 MHz frequency range and generates a jitter-
attenuated clock output at the same frequency. Within each of these clock
ranges, the device can be tuned approximately 15% higher than nominal
SONET/SDH frequencies, up to a maximum of 710 MHz in the 622 MHz
range. The Si5316 is based on Silicon Laboratories' 3rd-generation
DSPLL
®
technology, which provides any-frequency synthesis and jitter
attenuation in a highly integrated PLL solution that eliminates the need for
external VCXO and loop filter components. The DSPLL loop bandwidth is
digitally programmable, providing jitter performance optimization at the
application level. Operating from a single 1.8, 2.5, or 3.3 V supply, the
Si5316 is ideal for providing jitter attenuation in high performance timing
applications.
Patents pending
Rev. 1.0 7/12
Copyright © 2012 by Silicon Laboratories
Si5316
Generate DSP code using MATLAB
MATLAB provides several examples, such as: F281x based board: c281x_adcpwmasynctestc281x_adcpwmasynctest F280x/F2823x/F2833x based board: c280x_2833x_adcpwmasynctest Piccolo F2802x/F2803x/F2806x based...
Aguilera Microcontroller MCU
My first experience with MSP430
Some thoughts on learning 430 When I was in my sophomore year, I learned about the 51 microcontroller and got started with the world of microcontrollers. Later, I learned about the MSP430 microcontrol...
xzplym Microcontroller MCU
Google I/O Developer Conference: Bluetooth "application accessories" may develop rapidly!
[font=微软雅黑][size=3]Google announced at the I/O Developer Conference that in the next few months, the Android operating system will fully support Bluetooth Smart Ready and Bluetooth Smart (both based o...
yaoniming3k Linux and Android
Please help, thank you
Does anyone know how to write this program? I am a student at Dongda University. Recently, the teacher assigned a task, but I just started learning microcontrollers, and I didn't listen carefully in c...
20153177 Microcontroller MCU
From the world of radio to the world of microcontrollers
[size=5][color=#000080]The industrial revolution of modern computer technology has brought the world economy from the capital economy to the knowledge economy. In the field of the electronic world, fr...
malvar Robotics Development
Digital Communication FPGA Development and Design Platform.pdf
Digital Communication FPGA Development and Design Platform.pdf...
zxopenljx FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 697  531  662  1513  2018  15  11  14  31  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号