530SC737M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530SC737M000DGR

530SC737M000DGR: DescriptionLVDS Output Clock Oscillator, 737MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SC737M000DGR Overview

LVDS Output Clock Oscillator, 737MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SC737M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	737 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

New MTi 600 series industrial grade inertial sensor unit

An LCD and controller interface circuit diagram

Thyristor zero trigger AC voltage regulator circuit

Emitter coupled monostable circuit

Constant Current LED Battery Charger

Circuit for testing EXB850 input and output waveforms

Complaints~~~~ Complaints about the fairness of the competition. The invigilator told the judges that the questions should be long. . . .: [i=s]This post was last edited by paulhyde on 2014-9-15 04:20[/i] The results came out today. I am very upset. Here are the reasons: 1. The invigilator was not competent. I didn’t see the invigilator ...; 5号 Electronics Design Contest

Soft Switching Technology of Pulse Width Modulation DC-DC Full-Bridge Converter: Soft switching technology of pulse width modulation DC_DC full-bridge converter[url=https://download.eeworld.com.cn/download/qwqwqw2088/562330]Download address: [size=4][b]Soft switching technology of...; qwqwqw2088 Analogue and Mixed Signal

Key technologies and development of high-frequency magnetic components for power electronics: Key technologies and development of high-frequency magnetic components for power electronics [b][url=https://download.eeworld.com.cn/download/qwqwqw2088/563603][img]//2.eewimg.cn/download/images/minet...; qwqwqw2088 Analogue and Mixed Signal

After ISE version upgrade, project layout and routing fails: I created a project on ISE11.1. After upgrading the environment to ISE11.5, the original project on 11.1 can no longer be used. At first, the translation reported an error and could not find some cons...; eeleader-mcu FPGA/CPLD

【Award Ceremony】Vishay Electric's Game Winners Announced: Activity details: Electricians are crazy too! Play games, show your scores, and win a 4G USB flash drive!https://www.eeworld.com.cn/Vishay/2012_activity/SUPER12/Vishay Electric's game activity has end...; EEWORLD社区 Discrete Device

vxworks+vmware old problem, how to compile? In what environment to make?: For x86 compilation, the detailed process that can be found on the Internet has the following steps: -------------------------------------- (1) Open a console window and run the batch program: %WIND_B...; qingyin Real-time operating system RTOS

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components