87089-3091 datasheet, PDF - EEWORLD Datasheet

87089-3091: DescriptionBoard Connector, 30 Contact(s), 2 Row(s), Male, Straight, Solder Terminal; CategoryThe connector; File Size113KB，1 Pages; ManufacturerMolex; Websitehttps://www.molex.com/molex/home

Download Datasheet Parametric View All

87089-3091 Overview

Board Connector, 30 Contact(s), 2 Row(s), Male, Straight, Solder Terminal

Parameter Name	Attribute value
Maker	Molex
Reach Compliance Code	unknown
Connector type	BOARD CONNECTOR
Contact point gender	MALE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
MIL compliance	NO
Manufacturer's serial number	87089
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	2 mm
Termination type	SOLDER
Total number of contacts	30
UL Flammability Code	94V-0
Base Number Matches	1

The USB camera opens in my computer and the window is very small, but it works fine when opened with third-party software: As the title says, what is going on?...; jinn129160 Embedded System

[National Technology N32G457 Review] RT_Thread solves the problem that SPI NSS cannot be pulled low: Yesterday, I tested that SPI NSS could not be pulled low. Today, I debugged step by step and found the reason. The record is as follows: Originally, the records were based on serial numbers. */ /* 结构体...; lugl4313820 Domestic Chip Exchange

A Transformer Design on LTspice: This is a transformer flyback circuit that my teacher gave me. I want to know the function of each part of this circuit, and want to select the optimal inductance value on the transformer coil, as wel...; Decim Analog electronics

I accidentally got to know another administrator: [align=center]EEWORLD Xiang Nong [/align][align=left][size=4]Xiang Nong, deputy editor-in-chief of EEWORLD. He was called "one of the two journalists that China can talk to" by Intel Chairman Barrett;...; open82977352 Talking

Urgent help: CPLD has two pwm output pins and cannot detect signals.: module pwm_f2 (clk,rst,pwm1,pwm2,clk_div); input rst; input clk; output reg pwm1; output reg pwm2; output reg clk_div; reg[19:0]cnt; always@(posedge clk or negedge rst) if (!rst) cnt 0) && (dead_cnt<2...; 824653578 FPGA/CPLD

APA600 core current abnormality: I chose the APA600 chip, but when the device is heated, the core power consumption goes up. I measured that the current is about 14mA higher, and it is normal when the temperature drops. If anyone has...; ZQ0313023 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components