530MB718M000BGR datasheet, PDF

Datasheet> All Categories > oscillator> 530MB718M000BGR

530MB718M000BGR: DescriptionLVPECL Output Clock Oscillator, 718MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB718M000BGR Overview

LVPECL Output Clock Oscillator, 718MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB718M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	718 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

High temperature alarm

Delayed action windshield wiper control circuit

Multifunctional electric fan controller circuit

ADC circuit schematic diagram

Colpitts oscillator circuit

ATCl05 packaging form and pin arrangement diagram

NIOSII digital tube display experiment: I'm learning NIOSII recently, and there are always some problems. Sorry to bother you... #include "stdio.h"#include "sys/unistd.h"#include "io.h"#include "string.h"#include "system.h"#include "altera_...; emnqsu FPGA/CPLD

First time asking a question: Is there any industrial camera that supports WinCE? I'll give you all the points!: Are there any industrial cameras that support WinCE? I'll give you all my points!...; ppp888qqq Embedded System

The bumpy journey of LM3S9B96 development (Part 1): [p=35, null, left][color=#555555] The MCU used for the embedded development part of the project is LM3S9B96. . (This is a project from a year and a half ago. Recently, the boss asked to restore it. So...; wuxy910810 Microcontroller MCU

[Play with C2000 Launchpad] Just received the C2000 Launchpad I ordered, the pad is really named V5: As soon as I got it, I couldn't wait to open the package. It was quite tight. There is a development board (it's really small and exquisite. I knew it was not big. I thought it was half the size of my...; lsj306 Microcontroller MCU

Questions about logical operations!!: #includestdio.hint main(){int m=2,n=1,a=1,b=2,c=3,d;d=(m=a==b)(n=bc);printf("d=%d,m=%d,n=%d",d,m,n);d=(n=bc);printf("d=%d,n=%d",d,n);while(1);Why is the first printout a solution of 1 regardless of wh...; kavy00 Microchip MCU

Logic Synthesis for High Design Reliability in DO-254 (XI) -- Precision Optimization Function Suitable for DO-254 Process: Below are some examples of how Precision synthesis supports logic synthesis in terms of reliability. Finite state machines in Precision A safe state machine is one that is in a valid state at all time...; 心仪 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components