EEWORLDEEWORLDEEWORLD

Part Number

Search

533PBFREQDGR

Description
CMOS Output Clock Oscillator, 10MHz Min, 160MHz Max, ROHS COMPLIANT PACKAGE-6
Categoryoscillator   
File Size225KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

533PBFREQDGR Overview

CMOS Output Clock Oscillator, 10MHz Min, 160MHz Max, ROHS COMPLIANT PACKAGE-6

533PBFREQDGR Parametric

Parameter NameAttribute value
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRISTATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
maximum descent time1 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
Manufacturer's serial numberSI533
Installation featuresSURFACE MOUNT
Maximum operating frequency160 MHz
Minimum operating frequency10 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size7.0mm x 5.0mm x 0.6mm
longest rise time1 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Base Number Matches1
Si533
R
EVISION
D
D
U A L
F
R E Q U E N C Y
C
R Y S TA L
O
S C I L L A T O R
(XO )
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
2 selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Pin 1 output enable (OE)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
SONET/SDH
Networking
SD/HD video
Clock and data recovery
FPGA/ASIC clock generation
Ordering Information:
See page 7.
Description
The Si533 dual frequency XO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a low jitter clock at high frequencies. The Si533
is available with any-rate output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz. Unlike a traditional XO, where a different crystal is
required for each output frequency, the Si533 uses one fixed crystal to
provide a wide range of output frequencies. This IC based approach allows
the crystal resonator to provide exceptional frequency stability and reliability.
In addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low jitter clocks in noisy environments
typically found in communication systems. The Si533 IC based XO is factory
configurable for a wide variety of user specifications including frequency,
supply voltage, output format, and temperature stability. Specific
configurations are factory programmed at time of shipment, thereby
eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 6.
(Top View)
OE
FS
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
LVDS/LVPECL/CML
Functional Block Diagram
V
DD
CLK– CLK+
OE
FS
1
2
3
CMOS
6
5
4
V
DD
NC
CLK+
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL®
Clock
Synthesis
GND
OE
FS
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si533
What is the purpose of adding a capacitor to the source and drain of a MOS tube?
In many places, we see a capacitor added to the source and drain of a MOS tube. What is the function of this capacitor?...
Knight97538 Power technology
FPGA Design Tips
...
至芯科技FPGA大牛 FPGA/CPLD
Antenna Basics-Huawei
....
btty038 RF/Wirelessly
Problems with the FB pin of the THX208 flyback switching power supply
[color=#333333][font="][size=14px]The picture is what I drew, but after power on, the output voltage of the secondary winding and the feedback winding is always 10V. Is the feedback circuit like TL431...
王轩shadow Power technology
Tips to effectively reduce conducted radiation interference
[size=4] Electromagnetic interference (EMI) in design has always been a headache, especially in the automotive field. In order to reduce EMI as much as possible, designers usually reduce noise sources...
qwqwqw2088 Analogue and Mixed Signal
Introduction to the development history of ARM architecture
So far ( 2016 ), the ARM architecture has developed to the eighth generation ARMv8 . Before understanding the latest architecture, it is necessary to review the development history of ARM architecture...
bandy ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2209  2241  479  1073  232  45  46  10  22  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号