531WC509M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531WC509M000DG

531WC509M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 509MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531WC509M000DG Overview

CMOS/TTL Output Clock Oscillator, 509MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WC509M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	509 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Adopting negative feedback broadband amplifier circuit

High voltage inverter circuit

Power line transmission temperature patrol detection receiving circuit

PS618/608, UTS-A66/702-A, WTC6 maintenance color pictures (1)

Wien bridge sine oscillator

Application of ACM1330E/1550D in radio transmission and reception

Altium Designer pad cross via direct connection, routing and copper plating spacing settings: [i=s]This post was last edited by littleshrimp on 2015-6-8 10:30[/i] The first one is to set the via to a straight connection and the pad to a cross connectionCreate two rules under Polygon Connect St...; littleshrimp PCB Design

Anyone familiar with serial port settings and communication can help me, thank you: The company used to make its own "foot switch" with a serial line. When the foot is stepped on, the serial port will receive a signal. I asked the engineering department about some parameters of the f...; mtv0312 Embedded System

MEPG Basics and Protocol Analysis Guide: ...; 逍遥 Test/Measurement

GPMC and FPGA: When using GPMC to communicate with FPGA, how should I access the memory of the FPGA device to get faster speed? Should I use copy_to_user or mmap?...; aa421701136 DSP and ARM Processors

CC2538 (connect): Can not find ICE-Pick CC2650 cannot use JLINK: Some time ago, I bought CC2650STK (CC2650 SensorTag) version V1.3 at a forum activity. Today, I get this error when using Jlink debugging: Mon Aug 08, 2016 22:42:15: Fatal error: CC2538 (connect):Can ...; littleshrimp Wireless Connectivity

Is there a resource manager for EVC programming under WCE emulator? Where is it? Thanks!: Thank you all for this question! HOHO...; luckyboy Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components