530DA32M0000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530DA32M0000DGR

530DA32M0000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 32MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530DA32M0000DGR Overview

CMOS/TTL Output Clock Oscillator, 32MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DA32M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	32 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Two types of active two-way power amplifier circuits 02

FET power amplifier with supreme sound quality

Stereo level display circuit

VHF regulated power supply circuit diagram

5 output converter circuit diagram for digital panel meter

Clever use of SL as gas alarm circuit diagram

Problems with using variable length parameters in Eboot: To transplant part of the BootLoader code under ADS to Eboot, ADS uses variable-length parameters as follows: #includevoid DM_Printf(char *fmt, ...) { char buffer[PRINTF_BUFFER_SIZE + 1]; va_list ap; ...; sy_ocean Embedded System

How to draw CSP package: How to use DXP to draw CSP chip PCB package? Explanation of the situation and unclear parts: I go to PCB Library -> Tools -> New Component and use the wizard to select BGA to draw [color=Red], can it ...; dirty PCB Design

This week's highlights: [b][url=http://www.deyisupport.com/blog/b/behindthewheel/archive/2016/11/28/52600.aspx]Integrating Smart Sensor Health Monitoring for Advanced Driver Assistance Systems and Autonomous Driving[/url][/b...; 橙色凯 DSP and ARM Processors

Now learning single chip microcomputer is learning its control theory: There is not much difference in developing programs for different microcontrollers. If you spend too much time on the programming language of 89c51 and feel that you cannot learn the programming langu...; fighting MCU

A special post for posting orders for TI battery management samples. Get the prizes now!: [align=left][font=微软雅黑][size=13.5pt]For details of the event, please see: [/size][/font][url=https://www.eeworld.com.cn/huodong/ti20160516/index.html][u][color=rgb(0, 0, 255)][font=微软雅黑][size=13.5pt]h...; EEWORLD社区 TI Technology Forum

Problems with s3c2410: Is it necessary to download the program to 0x30200000 on s3c2410? I modified a ucos program and downloaded it to the chip, but the specified address was from 0. As a result, it ran wrong and then I co...; 一无所知 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components