5962-8954302PA datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Amplifier circuit> 5962-8954302PA

Preview

5962-8954302PA: Description5962-8954302PA amplifier basic information: 5962-8954302PA is an OPERATIONAL AMPLIFIER. Commonly used packaging methods are CERAMIC, DIP-8 5962-8954302PA amplifier core information: The minimum operating temperature of the 5962-8954302PA is -55 °C and the maximum operating temperature is 125 °C. Its peak reflow temperature is NOT SPECIFIED Its maximum average bias current is 0.0001 µA How to simply check the efficiency of an amplifier? Looking at its slew rate, the nominal slew rate of 5962-8954302PA is 12 V/us. When the op amp is used in closed loop, at a certain closed-loop gain (usually 1 or 2, 10, etc.), the frequency when the 5962-8954302PA gain becomes 0.707 times the low-frequency gain is 4000 kHz. The nominal supply voltage of 5962-8954302PA is 15 V, and its corresponding nominal negative supply voltage is -15 V. The input offset voltage of 5962-8954302PA is 1000 µV (Input offset voltage: the compensation voltage between the two input terminals required to make the output terminal of the operational amplifier 0V (or close to 0V).) The width of 5962-8954302PA is: 7.62 mm . Related dimensions of 5962-8954302PA: 5962-8954302PA has 8 terminals. Its terminal position type is: DUAL. Terminal pitch is 2.54 mm. 5962-8954302PA amplifier additional information: Its temperature grade is: MILITARY. The corresponding JESD-30 code is: R-CDIP-T8. The corresponding JESD-609 code is: e0. The packaging code of 5962-8954302PA is: DIP. 5962-8954302PA packaging materials are mostly CERAMIC, METAL-SEALED COFIRED. The package shape is RECTANGULAR. The 5962-8954302PA package pin format is: IN-LINE. Its terminal form is: THROUGH-HOLE. The maximum seat height is 5.08 mm.; CategoryAmplifier circuit; File Size79KB，14 Pages; ManufacturerPrecision Monolithics Inc; Alternative parts：5962-8954302PA

Download Datasheet Parametric View All

5962-8954302PA Overview

5962-8954302PA amplifier basic information:

5962-8954302PA is an OPERATIONAL AMPLIFIER. Commonly used packaging methods are CERAMIC, DIP-8

5962-8954302PA amplifier core information:

The minimum operating temperature of the 5962-8954302PA is -55 °C and the maximum operating temperature is 125 °C. Its peak reflow temperature is NOT SPECIFIED Its maximum average bias current is 0.0001 µA

How to simply check the efficiency of an amplifier? Looking at its slew rate, the nominal slew rate of 5962-8954302PA is 12 V/us. When the op amp is used in closed loop, at a certain closed-loop gain (usually 1 or 2, 10, etc.), the frequency when the 5962-8954302PA gain becomes 0.707 times the low-frequency gain is 4000 kHz.

The nominal supply voltage of 5962-8954302PA is 15 V, and its corresponding nominal negative supply voltage is -15 V. The input offset voltage of 5962-8954302PA is 1000 µV (Input offset voltage: the compensation voltage between the two input terminals required to make the output terminal of the operational amplifier 0V (or close to 0V).) The width of 5962-8954302PA is: 7.62 mm .

Related dimensions of 5962-8954302PA:

5962-8954302PA has 8 terminals. Its terminal position type is: DUAL. Terminal pitch is 2.54 mm.

5962-8954302PA amplifier additional information:

Its temperature grade is: MILITARY. The corresponding JESD-30 code is: R-CDIP-T8. The corresponding JESD-609 code is: e0. The packaging code of 5962-8954302PA is: DIP. 5962-8954302PA packaging materials are mostly CERAMIC, METAL-SEALED COFIRED.

The package shape is RECTANGULAR. The 5962-8954302PA package pin format is: IN-LINE. Its terminal form is: THROUGH-HOLE. The maximum seat height is 5.08 mm.

5962-8954302PA Parametric

Parameter Name	Attribute value
Maker	Precision Monolithics Inc
package instruction	CERAMIC, DIP-8
Reach Compliance Code	unknown
Amplifier type	OPERATIONAL AMPLIFIER
Maximum average bias current (IIB)	0.0001 µA
Nominal Common Mode Rejection Ratio	86 dB
Maximum input offset voltage	1000 µV
JESD-30 code	R-CDIP-T8
JESD-609 code	e0
Negative supply voltage upper limit	-40 V
Nominal Negative Supply Voltage (Vsup)	-15 V
Number of functions	1
Number of terminals	8
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Filter level	MIL-STD-883
Maximum seat height	5.08 mm
Nominal slew rate	12 V/us
Supply voltage upper limit	40 V
Nominal supply voltage (Vsup)	15 V
surface mount	NO
technology	BIPOLAR
Temperature level	MILITARY
Terminal surface	TIN LEAD
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	4000 kHz
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

REVISIONS

LTR

DESCRIPTION

Add device type 04 for device class V and radiation hardened requirements.

Delete CAGE 64155. –ro

Drawing updated to reflect current requirements. -rrp

DATE (YR-MO-DA)

00-03-16

APPROVED

R. MONNIN

05-01-20

R. MONNIN

REV

SHEET

REV

SHEET

REV STATUS

OF SHEETS

PMIC N/A

REV

SHEET

PREPARED BY

RICK OFFICER

STANDARD

MICROCIRCUIT

DRAWING

THIS DRAWING IS AVAILABLE

FOR USE BY ALL

DEPARTMENTS

AND AGENCIES OF THE

DEPARTMENT OF DEFENSE

CHECKED BY

CHARLES E. BESORE

DEFENSE SUPPLY CENTER COLUMBUS

COLUMBUS, OHIO 43218-3990

http://www.dscc.dla.mil

APPROVED BY

MICHAEL A. FRYE

MICROCIRCUIT, LINEAR, JFET-INPUT,

OPERATIONAL AMPLIFIER, MONOLITHIC

SILICON

DRAWING APPROVAL DATE

89-10-25

AMSC N/A

REVISION LEVEL

SIZE

SHEET

CAGE CODE

67268

1 OF

5962-89543

DSCC FORM 2233

APR 97

5962-E268-04

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter

Descriptive designator

MACY1-X8

GDIP1-T8 or CDIP2-T8

Terminals

Package style

Can

Dual-in-line

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535,

appendix A for device class M.

1.3 Absolute maximum ratings. 1/

Supply voltage range (V

Devices 01, 02, and 04:

Positive supply voltage (V+) ......................................................................

Negative supply voltage (V-) .....................................................................

Device 03:

Positive supply voltage (V+) ......................................................................

Negative supply voltage (V-) .....................................................................

Differential input voltage:

Devices 01, 02, and 04 .................................................................................

Device 03......................................................................................................

Input voltage:

Devices 01, 02, and 04 .................................................................................

Device 03......................................................................................................

Maximum power dissipation (P

) .....................................................................

Output short circuit duration .............................................................................

Storage temperature range ..............................................................................

Lead temperature (soldering, 60 seconds).......................................................

Junction temperature (T

) ................................................................................

+22 V dc

-22 V dc

+18 V dc

-18 V dc

±40

V dc

±30

V dc

±20

V dc

±16

V dc

500 mW 2/

Indefinite

-65°C to +150°C

+300°C

+150°C

Thermal resistance, junction-to-case (θ

) ...................................................... See MIL-STD-1835

Thermal resistance, junction-to-ambient (θ

Case G ......................................................................................................... 150°C/W

Case P.......................................................................................................... 119°C/W

1.4 Recommended operating conditions.

Supply voltage (V

)..........................................................................................

±15

Ambient operating temperature (T

) ................................................................ -55°C to +125°C

1.5 Radiation features.

Maximum total dose available (dose rate = 50 – 300 rads(Si)/s) ............................ 100 Krads 3/

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the

maximum levels may degrade performance and affect reliability.

Derate linearly 6.7 mW/°C above T

= +75°C for P package; Derate linearly 7.1 mW/°C above T

= +80°C for G package.

These parts may be dose rate sensitive in a space environment and may demonstrate enhanced low dose rate effects.

Radiation end point limits for the noted parameters are guaranteed only for the conditions specified in MIL-STD-883,

method 1019, condition A.

STANDARD

MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS

COLUMBUS, OHIO 43218-3990

DSCC FORM 2234

APR 97

SIZE

REVISION LEVEL

5962-89543

SHEET

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part

of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the

solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 -

MIL-STD-1835 -

Test Method Standard Microcircuits.

Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 -

MIL-HDBK-780 -

List of Standard Microcircuit Drawings.

Standard Microcircuit Drawings.

(Copies of these documents are available online at

http://assist.daps.dla.mil/quicksearch/

http://assist.daps.dla.mil

from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of

this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a

specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with

MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The

modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for

device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified

herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in

MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Radiation exposure circuit. The radiation exposure circuit shall be as specified on figure 2.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the

electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full

case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical

tests for each subgroup are defined in table I.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be

marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer

has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be

marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be

in accordance with MIL-PRF-38535, appendix A.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in

MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

STANDARD

MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS

COLUMBUS, OHIO 43218-3990

DSCC FORM 2234

APR 97

SIZE

REVISION LEVEL

5962-89543

SHEET

Recommended Resources

Indoor noise detection circuit design

Crystal FM Oscillator Circuit

LA4465 audio IC circuit

Voltage reversal and double voltage circuit diagram

Multipurpose ultrasonic micro atomizer circuit

Tracking integrated regulated power supply composed of CW137

Photos of the inside of a FLUKE oscilloscope to see if there is anything we can learn from it: [color=#0000ff]I took some photos of the inside of the FLUKE1 oscilloscope to see if there is anything I can learn from it[/color]...; disheng DIY/Open Source Hardware

What are the constraints of FPGA and ARM control timing?: module fpga_arm( input clk ,input arm_cs,arm_wr,input [2:0]arm_addr ,input [15:0]arm_data ,input rst ,output test_en) ;always @(posedge clk or negedge rst)beginif (rst)cnt_enelse if (!arm_cs && !arm_w...; eeleader FPGA/CPLD

How to implement the double press and long press recognition function of the microcontroller button?: I designed a 4-key keypad using C51 programming. I want the program to determine whether the key is double-clicked or long-pressed. In the double-click recognition part, I want to set the interval bet...; frankwz Embedded System

【Altera SoC Experience Tour】+ Compiling u-boot and kernel for ARM development on Lark: This part is quite boring and requires patience. If you make a mistake in entering a command, the result may be incorrect. Then follow the above article [Altera SoC Experience Tour] + Lark ARM develop...; zhaoyongke FPGA/CPLD

Transistor failure problem: Recently, I was debugging a circuit that uses a transistor (NPN) to achieve high and low level reversal. As shown in the figure, I found a strange failure problem: after a short period of operation, w...; 一叶知秋 Analog electronics

Definition of waveform overshoot on sampling resistor in constant current source application: The circuit diagram is shown in Figure 1, and Figure 2 is the waveform on the sampling resistor R detected by a differential probe. The problem is as follows: 1. Which of the following methods is used...; xiaxingxing Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components