531SC1030M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531SC1030M00DG

531SC1030M00DG: DescriptionLVDS Output Clock Oscillator, 1030MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SC1030M00DG Overview

LVDS Output Clock Oscillator, 1030MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SC1030M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1030 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

External circuit structure of CPU clock signal generating circuit c

Position loop amplifier circuit (WT)

MB3731 audio IC amplifier circuit diagram

MAX663 series output voltage setting method circuit has overcurrent protection circuit diagram

Structural diagram of PVDF film heart sound and pulse sensor

Start the insurance to start the input, and the operation exits the circuit

Closed-loop control: I have studied PID closed-loop control in the past three days. The idea came from the fact that I was rejected in seconds when I was looking for a part-time job last time, so I felt that I had to stre...; Megamind Microcontroller MCU

Discuss the voltage problem at a certain point in an op amp circuit: Please look at the position indicated by the arrow in the above picture. Why is there such a high voltage? In the ideal state, shouldn't v-=v+=0v here?...; sunboy25 Analog electronics

Newbie, please tell me about the PCI configuration space: The specific location of PCI configuration implementation can be PCI configuration space, IO space or memory. There are many configuration registers when configuring. As far as I understand, configura...; guhaian Embedded System

Let's discuss the port assignment problem of 51 single-chip microcomputer.: Take the familiar AT89C51 as an example. I want to assign values to both P0 and P1 in one machine cycle. Is this possible? Suppose P0 is assigned 0xff and P1 is assigned 0x00. How to write it in C lan...; gaoyiyiyi MCU

MSP430F5438A clock settings: Using MSP430F5438A, XT2 with an external 25MHz crystal oscillator, I wrote a clock driver, but it does not work properly. I am pasting this code here.This code sets MCLK, SMCLK and ACLK to XT2, which ...; Jacktang Microcontroller MCU

Ideal Auto says it will open source its self-developed AEB system code: On June 22, at 8 pm yesterday, Ideal Auto held its 2022 summer press conference and released its second product, the Ideal L9. The Ideal L9 is priced at 459,800 yuan and will be available for user res...; stm32f103vct6 Test/Measurement

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components