EEWORLDEEWORLDEEWORLD

Part Number

Search

531SA231M000DG

Description
LVDS Output Clock Oscillator, 231MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531SA231M000DG Overview

LVDS Output Clock Oscillator, 231MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SA231M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency231 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
JPG image display problem?
HWND__ *,int,int)" (?ShowPic@@YAJPADPAUHWND__@@HH@Z) emulatorDbg/Mywork.exe : fatal error LNK1120: 3 unresolved externals _IID_IPicture referenced in function "long __cdecl ShowPic(char *,struct HWND_...
何吉元yuan Embedded System
What is the reason for the flyback power supply duty cycle waveform
What is the reason for the uneven duty cycle waveform of the flyback power supply? The flyback power supply circuit is made, with an input of 90V~265v and an output of 15V2A. The magnetic core EI30Ae=...
灞波儿奔 Power technology
Can a low noise PGA be implemented using a digital potentiometer?
As shown in the figure below, I want to add a PGA (Programmable Gain Amplifier) to the front end of a high-bit ADC. I see that the noise of the off-the-shelf PGA is usually quite high. I don't know mu...
littleshrimp Analog electronics
MSP430F5529A ADC problem
[backcolor=white]This is a routine found online, ADC program: void ADC(void) { WDTCTL = WDTPW + WDTHOLD; // Stop WDT ADC12CTL0 = ADC12SHT02 + ADC12ON; // Sampling time, ADC12 on ADC12CTL1 = ADC12SHP; ...
sharley Microcontroller MCU
Frequency measurement trigger edge interrupt cannot be entered.
[align=left][color=#000]void main(void) { WDTCTL = WDTPW + WDTHOLD; // Stop WDT P1SEL|=BIT2; P1IE|=BIT2;// P1.0 output P1IES=BIT2; TA1CCTL0 = CM_1 +SCS+CCIS_0+CAP+CCIE; // CCR0 interrupt enabled TA1CC...
zjxjndx Microcontroller MCU
Questions about off-chip RAM in Keil
[code]MOV A,#30H MOV R1,#0E0H MOVX @R1,A MOVX A,@R1[/code] It means an operation on the off-chip RAM. In the simulation under Keil, I call the memory and input I:0e0h. The actual value is 00. Why? Sho...
damafeng Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1442  868  2359  458  2583  30  18  48  10  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号