EEWORLDEEWORLDEEWORLD

Part Number

Search

531MC481M000DG

Description
LVPECL Output Clock Oscillator, 481MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531MC481M000DG Overview

LVPECL Output Clock Oscillator, 481MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MC481M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency481 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
FPGA constraints?
I am using xlilinx synthesis now. Both synplify and ISE can make constraints. What is the difference? Which one should be used in the end? Also, what is the difference between the constraints of synth...
eeleader FPGA/CPLD
PIC16F877 development board realizes electronic piano help
I just started learning PIC development recently. I want to make an electronic piano (electronic music generator). I won't talk about the expanded recording and display functions. Now I just want to k...
qweasd12898 Microchip MCU
Ultrasonic alarm example
Ultrasonic alarm exampleDetailed introduction: [url = http://item.taobao.com/auction/item_detail-0db2-2f5674913b2d87689b96e294d6d10663.htm] http://item.taobao.com/auction/item_detail-0db2-2f5674913b2d...
dianzhiyu DIY/Open Source Hardware
Supply VISHAY field effect tube: SI2301 SI2302 SI2303 SI2304 SI2305 SI2306 SI2307
Supply VISHAY field effect tube: SI2301 SI2302 SI2303 SI2304 SI2305 SI2306 SI2307 ⊙ Full range of field effect tubes, MOSFET: SI1012R SI6469DQ-T1-E3 SI4488DY-T1-E3 SUB50P0513LT SI1012X SI6473DQ SI4490...
RXKDZ88 Discrete Device
The Three Auspicious Treasures: Buying Tickets [Transferred]
Dad! Can't I buy a ticket to go home this year? That's right! Then where are our tickets? In the hands of the ticket scalper! I can't find it no matter how hard I try? He's waiting to sell it at a hig...
open82977352 Talking
How to use LOG101 to realize the relationship: Vo=10lg50Vi ???
Vo output voltage Vi input voltage The chips, resistors and capacitors used in other circuits are configured randomly according to the standard. Thank you...
zixialong Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1913  2296  1341  1626  289  39  47  27  33  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号