EEWORLDEEWORLDEEWORLD

Part Number

Search

530KC433M000DGR

Description
CMOS/TTL Output Clock Oscillator, 433MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530KC433M000DGR Overview

CMOS/TTL Output Clock Oscillator, 433MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KC433M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency433 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Under what circumstances is the microcontroller easily damaged?
I would like to ask: Under what circumstances will a certain I/O port of a microcontroller suddenly stop working, while other I/O ports are normal? I have encountered many microcontrollers that have t...
000juli Embedded System
Ask for help on "2ASK communication system design"
Hello everyone~~ I need help~~~ I need to use EDA to design a modulation system. The general idea is as follows: use AND gates to make a multiplier, use counters to make a frequency divider to divide ...
大漠风云 FPGA/CPLD
I would like to ask the master, a statement occupies more than 90,000 logic units in FPGA
The statements are: input wire[11:0] addr, // connected to dsp_ea[14:3] output reg[16:0] q, reg[7:0] headers[0:256*8-1], //'define TEST 'ifdef TEST .... 'else always@(posedge clk)begin if(rden)begin q...
lakas FPGA/CPLD
New RF test solution ensures quality of automotive wireless modules
The use of modules and devices with a wide variety of RF interfaces is growing in all kinds of vehicles. Because these modules must meet stringent reliability requirements, reproducible measurement re...
zzloveff Automotive Electronics
F7 development board information——Looking for friends to join the STM32 F7 League of Legends Design Competition
>>Entrance to the contest: https://www.eeworld.com.cn/huodong/201508_STM32F746/index.html, ideas are being collected, so act quickly. The earlier you start, the greater your chance of being shortliste...
nmg stm32/stm8
Which TI op amps are suitable for preamplifiers?
[i=s] This post was last edited by dontium on 2015-1-23 11:35 [/i] Which TI op amps are suitable for preamplifiers? I plan to do an amplifier topic. It would be best if you can recommend a few post-am...
sw3926 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2074  53  1494  1416  2129  42  2  31  29  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号